

CJC6811A

A Cortex based MCU, designed for USB Headphone Appliances

VERSION	AUTHOR	DATE	NOTE
V1.0	Yanlan liu	2016.12	The first draft
V2.0	Qin Xiong/Loyal	2022.05	Add Power-on sequence and Application of Headphone

www.eshine-ic.com 1 / 91 2022.05



Contents

1. Description	3
2. Features	3
3. System diagram	6
4. Pin description(QFN5*5-32)	6
5. Pin description/function	7
6. Absolute maximum ratings	8
7. Electrical characteristics	10
8. Function description	11
8.1. CJC6811A address map	11
8.2. Bus interface unit	12
8.3. ROM	12
8.4. SRAM	12
8.5. PLL and clock generation	12
8.6. DMA	17
8.7. Interrupt controller	26
8.8. GPIO	27
8.9. Saradc	28
8.10. CODEC/IIS	29
8.11. IIS interface	36
8.12. IIC	37
8.13. UART	42
8.14. PWM	52
8.15. Timer	53
8.17. SPI	59
8.18. USB controller	62
8.19. Reset function	84
8.20. Power control unit	84
8.20.1. Power supply	84
8.20.2. LVR	85
8.20.3. Register control	85
8.20.4. Power Saving Mode	86
8.20.5. Power on sequence	87
9. Recommended external components for PC	88
9.1. Recommended external components for Headphone	89
10. Package dimensions	90
10.1 Reel dimensions	91



1. Description

CJC6811A is a Cortex based MCU, designed for USB headphone appliances.

It integrates one 32-bit RISC CPU with 16KB SRAM, USB, UART, IIC, audio codec, GPIO, TIMER, WDT, PWM, SPI, IIS, SARADC, PLL, LDO etc.

CJC6811A can boot from external flash through SPI interface. After powered on, the program is read from external flash into internal SRAM for execution.

CJC6811A can run up to 48MHz, and it is designed with special care to minimize the power consumption while allowing for the flexibility to reach for high performance. It includes the clock gating for individual IP, and CJC6811A can be further operated under different power-saving modes: Normal, Idle, Standby, Power-down, different mode have different clock and power strategy.

2. Features

- Cortex Like
- LDO
- ◆ Built-in LDO for wide operating voltage range:3.3V/1.8V
- Memory
- ◆ Built-in LDO for wide operating voltage range:3.3V/1.8V
- Memory
- Upport program memory up to 16KB
- ◆ RAM:16KB SRAM
- In-system programming & In-Circuit programming by USB/UART
- Clock control
- Programmable system clock source
- ◆ 4-6MHz internal RC-oscillator(1% accuracy at 25°C)
- ◆ 12MHz clock From USB oscillator
- ◆ Support external crystal oscillator



- 10 kHz internal low-power RC-oscillator for watchdog and idle wake-up
- USB Compliance
- ◆ USB Spec.V2.0 full speed mode compatible
- ◆ USB Audio Class V1.0/V2.0 compatible
- ◆ USB Human Interface Device V1.1 compatible
- Support USB suspend/resume/reset function
- ◆ Support control, interrupt, bulk and isochronous data transfer
- Audio codec
- ◆ Default sample rate:192K/176.4K/96K/88.2K/48K/44.1K
- ◆ Support bit length:16/20/24bit
- ◆ DAC support max to 192K/16bit ADC max to 48K/16bi
- I/O port
- ◆ Up to 8 general purpose I/O(GPIO)
- TIMER
- ◆ 3 internal timers
- ◆ Internal or external clock source selection
- ◆ Interrupt can be issued upon overflow and time-up
- Each timer has two match registers
- ◆ Supports the incrementing and decrementing models
- Watchdog Timer
- ◆ During the timeout, the outputs are one or a combination of the following signals
 - ----System reset
 - ----System interrupt
 - ----External interrupt
- ♦ 32-bit down counter
- ◆ Internal or external clock source selection
- ◆ A variable time-out period of reset
- Access protection
- PWM



- ◆ One 16-bit timers PWM channel
- ◆ Programmable duty control of output waveform
- Auto reload mode or one-shot pulse mode
- Capture and compare function
- UART
- ◆ Programmable baud rates, Baud rate up to 921.6K
- SPI
- One specified SPI interface as AHB device for boot loader and APB device for write back
- ◆ Speed up to 40MHz
- I2C
- ◆ Compatible with Philips IIC standard
- I2S
- ♦ Support I2S interface
- ◆ Support master mode and 16/24/32bit data width
- SARADC
- 1 channel analog input
- Brown out reset
- ◆ Programmable 3 threshold levels: 2.7V/2.4V/2.0V(default 2.0V)
- Optional BOD interrupt or reset
- Operating temperature:-40~+85 Degree
- Storage temperature:-55~+125 Degree
- Package: QFN5*5-32
- Moisture sensitivity level MSL3



3. System diagram




Figure 1. CJC6811A chip block diagram

4. Pin description (QFN5*5-32)

		32	31	30	29	28	27	26	25		
		VDD33	USB_DP	USB_DM	DVDD18	Codec_Vmid	HP_R	HPVCOM	HP_L		
1	UART_TX (GPIO6)									PGND	24
2	FLS_SO									RESETB	23
3	SPIB_SO									ADC_IN	22
4	SPIB_CSN		33						MIC_IN	21	
5	FLS_SI		GND/VSS						MICBIAS	20	
6	VDD33									AVDD_HP	19
7	SPIB_SCK									AVDD	18
8	SPIB_SI									VSSIO0	17
		DVDD18	GPI03	CLK_XTALa	FLS_VDD33	BOOT_MODE	00Id5	GPI02	VDD33		
		9	10	11	12	13	14	15	16		

Figure 2. CJC6811A PIN diagram

www.eshine-ic.com 6 / 91 2022.05



5. Pin description/function

	description/it		
33 PIN NO.	PIN_NAME	IO_TYPE	COMMENT
		DIG	ITAL PIN
1	UART_TX	Ю	UART transmitter(GPIO6)
2	FLS_SO	Ю	SPI data out for boot flash
3	MCU_SPIB_SO	Ю	MCU SPI data out for boot flash
4	MCU_SPIB_CSN	Ю	MCU SPI chip select for boot flash
5	FLS_SI	Ю	SPI data out for boot flash
7	SPIB_CLK	Ю	SPI CLOCK for boot flash
8	SPIB_SI	Ю	SPI data in for boot flash
10	GPIO3	Ю	GPIO3
14	GPIO0	Ю	GPIO0(PWM OUT)
15	GPIO2	Ю	GPIO2
		ANA	ALOG PIN
20	MIC_BIAS	Out	Mic Bias
21	MIC_IN	In	Mic input
22	ADC_IN	In	ADC input
25	HP_L	Out	Left HP
26	HP_VCOM	Out	HP Voltage Reference
27	HP_R	Out	Right HP
28	Codec_Vmid	Out	Codec Voltage Reference
30	USB_DM	Ю	USB DM
31	USB_DP	Ю	USB DP
		Р	OWER
6	VDD33	ln	Power for IO
9	DVDD18	Out	Powerout for IO,normal 2.2V
12	FLS_VDD33	In	Power for IO
16	VDD33	ln	Power for IO
17	VSSIO0	GROUND	Ground for IO
18	AVDD	ln	Power for analog except HP
19	AVDD_HP	ln	Power for analog except HP
24	PGND	GROUND	Ground for Analog
29	DVDD18	Out	Powerout for IO,normal 2.2V
32	DVDD33	In	Power for usb phy
33	GND/VSS	GROUND	Ground for Digital
		F	RESET
23	RESETB	IO	Chip reset enable (low active)
	· 		CLK
11	CLK_XTALa	IO	12MHz OSC INPUT(default NC)
		ВО	OTMODE
13	BOOTMODE	IO	BOOT MODE SET(default VDD33)
L	1		



6. Absolute maximum ratings

Absolute Maximum Ratings are stress ratings only. Permanent damage to the device may be caused by continuously operating at or beyond these limits. Device functional operating limits and guaranteed performance specifications are given under Electrical Characteristics at the test conditions specified.



ESD Sensitive Device. This device is manufactured on a CMOS process. It is therefore generically susceptible to damage from excessive static voltages. Proper ESD precautions must be taken during handling and storage of this device.

Chinaic semiconductor tests its package types according to IPC/JEDEC J-STD-020B for Moisture Sensitivity to determine acceptable storage conditions prior to surface mount assembly. These levels are:

MSL1 = unlimited floor life at <30°C / 85% Relative Humidity. Not normally stored in moisture barrier bag.

MSL2 = out of bag storage for 1 year at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

MSL3 = out of bag storage for 168 hours at <30°C / 60% Relative Humidity. Supplied in moisture barrier bag.

CONDITION	MIN	MAX
Digital supply voltage	-0.3V	+3.6V
Analogue supply voltage	-0.3V	+3.6V
Voltage range digital inputs	VSSIO0 -0.3V	2.8~3.6V
Voltage range analogue inputs	GND -0.3V	AVDD +0.3V
Operating temperature range, T _A	-40°C	+85°C

Notes:

- 1. Analogue and digital grounds must always be within 0.3V of each other.
- 2.The IO voltage is get from the VDD33 pin . The voltage can change from
- 2.8V~VDD33(3.6V),So the digital input range can get from 2.8~3.6V, very wide enough.

www.eshine-ic.com 8 / 91 2022.05



Recommended operating condition

PARAMETER	SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Digital supply range (Core)	AVDD_HP	-	2.8	3.3	3.6	V
Digital supply range (Buffer)	VDD33	-	8.8	3.3	3.6	٧
Analogue supply range	AVDD	-	2.8	3.3	3.6	V
Ground	GND,PGND,VSSIO0	-	-	0	-	V



7. Electrical characteristics

Test Conditions

AVDD = AVDD_HP = VDD33 = VCCA2 = VCCA1 = VDD_IO1 = 3.3V, All module is power on, TA = 25° C (unless otherwise noted).

PARAMETER	SYMBOL	SYMBOL TEST CONDITIONS		ТҮР	MAX	UNIT
		Line Input to ADC				
Input Signal Level (0dB)	VINLINE	-	-	1AVDD	-	VPP
Signal to Noise Ratio	SNR	A- Weighted 0dB gain @ fs = 48 kHz	-	86	-	dB
Dynamic Range	DR	A-weighted -60dB full scale input	-	86	-	dB
Total Harmonic Distortion +Noise Ratio	THD+N	Input 0dB gain	-	-71	-	dB
Power Supply Rejection Ratio	PSRR	1 kHz 50mVpp	-	-33	-	dB

PARAMETER	SYMBOL TEST CONDITIONS		MIN	ТҮР	MAX	UNIT
	LI	NE OUT FROM DAC				
Input Signal Level (0dB)	VINLINE	-	-	1AVDD	-	VPP
Signal to Noise Ratio	SNR	A-weighted 0dB gain@ fs = 48 kHz	-	95	-	dB
Dynamic Range	DR	A-weighted -60dB full scale input	-	95	-	dB
Total Harmonic Distortion +Noise Ratio	THD+N	Input 0dB gain	-	-68	-	dB
Power Supply Rejection Ratio	PSRR	1 kHz 50mVpp	-	-33	-	dB

www.eshine-ic.com 10 / 91 2022.05



8. Function description

8.1. CJC6811A address map




Figure 3. CJC6811A address map

www.eshine-ic.com 11 / 91 2022.05



8.2. Bus interface unit

CJC6811A chip integrate 2 AHB bus and 1 APB (AMBA protocol compatible). CPU core operates as AHB master in one AHB bus, and DMA controller operates as AHB master on other AHB bus. One AHB2APB Bridge is used for peripherals configuration.(see Figure 1).

8.3. ROM

CJC6811A integrate 1KB boot ROM . When ISP is available, CPU Boots from internal boot ROM, Receives program code from UART bus and Stores in external flash. If normal mode is enabled, CPU Boots from internal boot ROM, Fetch program code from external SPI flash and Stores in internal SRAM, then, re-mapping memory configuration, boots from internal SRAM.

8.4. **SRAM**

The embedded high-speed SRAM is designed for both program code and scratchpad RAM. CJC6811A integrates one 16KB SRAM as the system program memory, 16KB SRAM as the data memory.

8.5. PLL and clock generation

PLL module generates system and block level clock from the 12MHz USB-oscillator or an external 12MHz crystal. CJC6811A chip contains two clock domains: one is system PLL clock source domain and another is Audio processor clock source domain. System PLL clock source domain includes CPU clock, AHB clock, APB clock based on the 12MHz clock source; Audio processor clock source domain offer clock source for audio processor according to the audio sampling rate, if sampling rate is 8kHz, 16kHz, 32kHz, 48kHz and so on, the APU clock is 24.576MHz and if sampling rate is 22kHz, 44.1kHz and so on, the APU clock is 22.5792MHz. The APU PLL output can be configured via registers.

CJC6811A chip has one internal low-power oscillator to generate 10 kHz output.






Figure 4. CJC6811A clock diagram

Table 2 system control register list (BaseAddr = 0x4001_0000).

ADDR	NAME	TYPE	DEFAULT	BIT	DEFAULT	
					[31:16]	Reserved
				[15:14]	mux_ctrl_gpio7: 2'h1:GPIO7, 2'h0: UART_RXD	
				[13:12]	mux_ctrl_gpio6: 2'h1: GPIO6, 2'h2: UART_TXD	
			0x0	[11:10]	mux_ctrl_gpio5: 2'h1:GPIO5	
0x00	R0	R/W		[9:8]	mux_ctrl_gpio4: 2'h1:GPIO4	
				[7:6]	mux_ctrl_gpio3: 2'h1:GPIO3	
				[5:4]	mux_ctrl_gpio2: 2'h1:GPIO2	
				[3:2]	mux_ctrl_gpio1: 2'h1:GPIO1	
				[1:0]	mux_ctrl_gpio0: 2'h1:GPIO0, 2'h2: PWM output	
			W 0x0	[31:1]	Reserved	
0x04	R1	DAA			sys_remap : 1:enable & reset	
0304	KI	R/W		[0]	1: Address 32'h0000_0000 remap to code_ram	
					0: Address 32'h0000_0000 remap to ROM	
0x08	R2	DAM 00	0x0	[31:9]	Reserved	
0,00	INZ	R/W	UXU	[8]	PLL 12MHz reference clock source select:	



clk_xtal_in: 12MHz clock from IO PAD CLK_ clk_12m_usb: 12MHz clock From USB_osci fref_12m_sel: 1,clk_12m_fref = clk_xtal_in; 0,clk_12m_fref = clk_12m_usb; A clock mux for PLL reference clock select, clock source select and X_CLK PAD cloc source select. clk_4m: 4MHz clock from RC_oscillator clk_12m_fref: 12MHz clock for reference clk_i: clock input from IO PAD X_CLK Pll_audio_clk_i: audio clock from PLL Pll_sys_clk: system clock from PLL osc_10k: 10 kHz clock from internal oscillato clk_o: clock output from IO PAD X_CLK clk_mux: b0000: Pll_fref = clk_4m; Pll_audio_clk_w = Pll_audio_clk_i clk_o = 1'h0; b0001: Pll_fref = clk_12m_fref; Pll_audio_clk_w = clk_i; clk_o = 1'h0; b0010: Pll_fref = clk_12m_fref; Pll_audio_clk_w = Pll_audio_clk_i clk_o = 1'h0; b1000: Pll_fref = clk_12m_fref; Pll_audio_clk_w = Pll_audio_clk_i clk_o = Pll_sys_clk; b1001: Pll_fref = clk_12m_fref; Pll_audio_clk_w = Pll_audio_clk_i clk_o = Pll_audio_clk_i clk_o = Pll_audio_clk_i; clk_o = Pll_audio_clk_i; clk_o = Pll_audio_clk_i; pll_oclk_w = Pll_audio_clk_i; clk_o = Pll_audio_clk_i; pll_oclk_w = Pll_audio_clk_i; pll_oclk_v = Pll_audio_clk_v = Pll_audio_clk_i;
--





Hclk div sel:ratio of hclk/core clk [8:6] 0:1/1 1:1/2 2:1/4 3:1/8 4:1/16 other:reserved Sysclk div sel:Ratio of core clk/system clock [5:3] 0:1/1 1:1/2 2:1/4 3:1/8 4:1/16 other:reserved Sysclk sel 000: PII_sys_clk 001:clk 12m usb 010: usb cnt[0],usb 96m clk/2 [2:0] 011:usb xclk 100:osc_10k 101:clk xtal in Other: reserved [31] Reserved PII dther en: [30] 1:enable 0: disable Pll_mul_num, integral part of the multiple of [29:23] PII VCO, enabled when PII n sel = 2'b10. PII n sel, ratio selector of pII 00: audio clk 24.576MHz 01: audio clk 22.5792MHz [22:21] 10: manual ratio 11: reserved PII sin16 in, fractional part of the multiple of PII VCO, enabled when PII n sel = 2'b10. PII sin16 in[15:14] sign bits, PII sin16 in[13:0] are effective bits. 0x14 R5 R/W 0x24031270 $PII_sin16_in[15:14] = 2'b00:$ PII sin16 in[13:0]/(2^14) $PII_sin16_in[15:14] = 2'b11:$ $-(\sim PII_sin16_in[13:0] + 1'b1)/(2^14)$ [20:5] Others: reserved For example: PII n sel = 2'b10, PII mul num = 7'b0010011, PI I sin16 in = 16'b1111 0100 0011 1010, PII div num = 5'b10100, PII fref = 12MHz. FPII_vco = PII_fref * (PII_mul_num + PII_sin16_in $/2^14) = 12 * (19 - 0.18396) = 225.79248MHz$ FPII clk out = FPII vco/(PII div num/2) = 225.79248/10 = 22.579248MHzPII div num, div num of PII VCO clock. [4:0] PII audio clk = PII vco clk/ (PII div num/2).



				[31:5]	Reserved
					PII_icp_trim:pll charge pump charge current
				[4:3]	control
			00:default		
0x18	R6	D/M 040		PII_vco_trim, trim the frequency of PII_vco clock	
UX 16	0x18 R6 R/W 0x0	[2:1]	2'b00: default, 24.576MHz		
			2'b01: 22.5792MHz		
			Pll_vco_test_en: pll vco test enable		
		[0]	1: enable		
				0: disable	

8.6. DMA

DMA is designed to enhance the system performance and reduce the processor-interrupt generation. The system efficiency is improved by employing the high-speed data transfers between the system and the device. The DMA controller provides up to 16 configurable channels (Figure5) for memory-to-memory, memory-to-peripheral, peripheral-to-peripheral, and peripheral-to-memory transfers with a shared buffer. Figure 5 shows the DMA controller module block diagram.

DMA consists of 5 main blocks: AHB master interfaces, AHB slave interface, FIFO buffer, and DMA core. AHB master interface transfer data between the system and the DMA FIFO, system can configure the DMA controller through AHB slave interface, FIFO buffer provides the buffer between the source and the destination, and DMA core is configurable up to an 16-channel DMA engine, both source and destination are on AHB Bus, Each channel can be assigned with a group priority level, and the same group priority is serviced in the round-robin fashion.

DMA controller uses the 4-group priority and the round-robin scheme to select which channel to serve. Arbitration is based on the priority level of the channels. If the channels have the same priority level, the arbitration will then be based on the round robin scheme. Each channel has a 2-bit priority value associated with it. A value of 3 indicates the highest priority level and a value of 0 indicates the lowest priority.






Figure 5. DMA controller module block diagram

DMA controller has one type work mode: hardware handshake mode.

Hardware handshake mode: when the channel wins the arbitration, the DMA controller will wait for the external DMA request to be asserted before starting the DMA transfer. Each time the DMA request is asserted, the controller transfers units equal to SRC_BURST_SIZE. When SRC_BURST_SIZE transfer is completed, the DMA controller asserts the acknowledge and then re-arbitrates among all DMA requests. After detecting the assertion of acknowledge, the external device should de-assert the DMA request to let the DMA controller de-assert acknowledge. After TOT_SIZE transfers have been done, the DMA controller asserts TC[0] (bit 0 of Terminal Count Status Register (TC)), dma_tc[0] and both dmaint to and dmaint interrupts (if not masked).

During the transfer, if the source or destination slave returns an ERROR response, the DMA will set the ERR bit and terminate the DMA transfer at once.

During the transfer, if the software sets the abort bit, after finishing SRC_BURST_SIZE transfers or TOT_SIZE transfers, the DMA controller will set the ABT bit and terminate the DMA transfer at once.




Figure 6. DMA hardware handshake mode protocol

www.eshine-ic.com 18 / 91 2022.05



Table 3 DMA control register list (BaseAddr = 0x4000_1800)

NAME	ADDR	WIDTH	ACCESS	DESCRIPTION
GLOBAL registers				
INT	+0	8	RO	Interrupt status register
INT_TC	+4	8	RO	Interrupt for terminal count status register
INT_TC_CLR	+8	8	WO	Interrupt for terminal count clear register
INT_ERR/ABT	+c	32	RO	Interrupt for Error/Abrot status register
INT_ERR/ABT_CL R	+10	32	WO	Interrupt for Error/Abrot clear register
TC	+14	8	RO	Terminal count status register
ERR/ABT	+18	32	RO	Error/Abrot status register
CH_EN	+1c	8	RO	Channel enable status register
CH_BUSY	+20	8	RO	Channel busy register status register
CSR	+24	8	RW	Main configuration status register
SYNC	+28	8	RW	Sync register
DMAC_REVITION	+30	32	RO	DMAC revition register
DMAC_REATURE	+34	32	RO	DMAC feature register
CHANNELn regsiters				
Cn_CSR	+100+20*(n-1)	32	RW	Channel O control register
Cn_CFG	+104+20*(n-1)	32	RW	Channel O configuration register
Cn_Srcaddr	+108+20*(n-1)	32	RW	Channel O source register
Cn_Dstaddr	+10c+20*(n-1)	32	RW	Channel O destination register
Cn_LLP	+110+20*(n-1)	32	RW	Channel O linked list pointer register
Cn_SIZE	+104+20*(n-1)	32	RW	Channel O transfer size register

Interrupt status register offset:0x00 default:0x0000_0000

[31:6]	reserved	
[5:0]	int_s	The result of (int_abt int_err int_tc),from chennal 0 to 5

INT_TC Register offset:0x04 default:0x0000_0000

_		-	
[31:6]	reserved		
		Status of the DMA terminal count interrupts after masking, from	
[5:0]	int_tc	chennal 0 to 5	
[5.0]		0: Channel has no pending interrupt	
		1: Channel has a pending interrupt	

INT_TC_CLR Register offset:0x08 default:0x0000_0000

[31:6]	reserved	
[5:0]	tc_clr	Write 1 to clear the INT_TC and TC status,from chennal 0 to 5

INT_ERR/INT_ABT Register offset:0x0C default:0x0000_0000

01.22

www.eshine-ic.com 19 / 91 2022.05



		Status of the DMA abort interrupts after masking, from chennal
[04,46]	int oht	0 to 5
[21:16]	[21:16] int_abt	0: Channel has no pending interrupt
		1: Channel has a pending interrupt
[15:6]	reserved	
		Status of the DMA error interrupts after masking, from chennal 0
[5:0]	int_err	to 5
		0: Channel has no pending interrupt
		1: Channel has a pending interrupt

ERR CLR/ABT CLR Register offset:0x10 default:0x0000 0000

[31:22]	reserved	
[21:16]	aht alr	Write 1 to clear the INT_ABT and ABT status,from chennal 0 to
[21:16]	abt_clr	5
[15:6]	reserved	
[5:0]	orr dr	Write 1 to clear the INT_ERR and ERR status,from chennal 0 to
[5:0]	err_clr	5

TC Register offset:0x14 default:0x0000_0000

[31:6]	reserved	
		Status of the DMA terminal count,from chennal 0 to 5
[5:0]	tc	0: Channel has no terminal count status.
		1: Channel has a terminal count status.

ERR/ABT Register offset:0x18 default:0x0000_0000

		1
[31:22]	reserved	
		Status of the DMA abort interrupts after masking, from chennal
[21:16]	int_abt	0 to 5
		0: Channel has no pending interrupt
		1: Channel has a pending interrupt
[15:6]	reserved	
		Status of the DMA error interrupts after masking, from chennal 0
[5:0]	int_err	to 5
		0: Channel has no pending interrupt
		1: Channel has a pending interrupt

CH_EN status Register offset:0x1C default:0x0000_0000

[31:8]	reserved		
		Status of the channel	CH_EN bit of C0_CSR to C5_CSR
[5:0]	ch_en	register	
		0: CH_EN = 0	
		1: CH_EN = 1	

www.eshine-ic.com 20 / 91 2022.05



CH_BUSY Register

offset:0x20 default:0x0000_0000

[31:6]	reserved		
		Status of the channel	BUSY bit of C0_CFG to C5_CFG
[5:0]	ch_busy	register	
		0: BUSY = 0	
		1: BUSY = 1	

CSR(Configuration Status Register) offset:0x24 default:0x0000 0000

	in Otatao Rogiotor) on	301.0X2 1
[31:3]	reserved	
		AHB Master 1 endian configuration:
[2]	m1end	0 = Little-endian
		1 = Big-endian
[4]	m0and	AHB Master 0 endian configuration:
[1]	m0end	0 = Little-endian
		1 = Big-endian
101	dmacen	DMA controller enable
[0]		0 = Disable
		1 = Enable

SYNC Register

offset:0x28 default:0x0000_0000

[31:6]	reserved	
[5:0]	sync	DMA synchronization logic enable for channel 0~5 request:
[3.0]		0: Disable
		1: Enable

DMAC Feature Register

offset:0x34 default:0x0000_6103

[31:16]	reserved	
[15:12]	DMA_MAX_CHNO_N	DMA maximum channel number, N can be configured from 1 to
		8
[11]	reserved	
[10]	DMA_HAVE_BRIDGE_	1: DMA has built in a simple bridge.0: DMA has not built in a
	value	simple bridge.
[9]	DMA_HAVE_AHB1_val	1: DMA has AHB 0 and AHB 1.0: DMA only has AHB 0
	ue	
[8]	DMA_HAVE_LINKLIST	1: DMA supports link list.0: DMA does not support link list
	_value	
[7:4]	reserved	
[3:0]	DMA_FF_ADD_WIDTH	FIFO ram address width



Channel Control Register (Cn CSR) default:0x0000 1200

Channel Control Register (Cn_CSR)		default:0x0000_1200		
		Terminal count status mask for current transaction:		
[24]	int to mak	0: When terminal count happens, TC status register will be set		
[31]	int_tc_msk	(default).		
		1: When terminal count happens, TC status register will not be		
		set.		
[30:27]	reserved			
		DMA FIFO threshold value:		
		000: Threshold value = 1		
		001: Threshold value = 2		
		010: Threshold value = 4		
		011: Threshold value = 8		
		100: Threshold value = 16		
[26:24]	dma_ff_th	101~111: Threshold value = 1		
		When DMA FIFO space ≥ DMA_FF_TH, then DMA controller		
		will start to transfer the data from the source to FIFO.		
		When the number of valid data in the DMA FIFO is greater than		
		DMA_FF_TH, then the DMA controller will start to pop out data		
		from FIFO to the destination.		
		Notice that, DMA_FF_TH can not be larger than 1/2 DMA FIFO		
		size.		
		Channel priority level:		
100.001	chpri	3: Highest priority		
[23:22]		2: 2nd high priority		
		1: 3rd high priority		
		0: Lowest priority (Default)		
[04]		PROT: Protection information for cacheability		
[21]	prot3	0: Not cacheable (Default)		
		1: Cacheable		
[20]		PROT: Protection information for cacheability		
	prot2	0: Not cacheable (Default)		
		1: Cacheable		
[40]		PROT: Protection information for cacheability		
[19]	prot1	0: Not cacheable (Default)		
		1: Cacheable		
		Source burst size selection		
		000: Burst size = 1 (default)		
		001: Burst size = 4		
[40,40]		010: Burst size = 8		
[18:16]	src_sz	011: Burst size = 16		
		100: Burst size = 32		
		101: Burst size = 64		
		110: Burst size = 128		
		111: Burst size = 256		



		Tours and an all and			
		Transaction abort			
[15]	chabt	Writing 1 to this bit will cause the DMA to stop the current			
		transfer, then set the chabt[n] bit of Error/Abort Status Register			
		and assert dmaint interrupt if INT_ABT_MST = 0.			
[14]	Reserved				
		Source transfer width			
		The hardware automatically packs and unpacks the data as			
[13:11]	swidth	required.			
[10.11]	omaii	000: Transfer width is 8 bits.			
		001: Transfer width is 16 bits.			
		010: Transfer width is 32 bits (Default).			
		Others: Reserved			
		Destination transfer width The hardware automatically packs			
		and unpacks the data as required.			
[10:8]	dwidth	000: Transfer width is 8 bits.			
		001: Transfer width is 16 bits.			
		010: Transfer width is 32 bits (Default).			
		Others: Reserved			
[7]		0: Normal mode (Default)			
[7]	mode	1: Hardware handshake mode			
		Source address control			
10.51	4164 01	00: Increment source address (Default)			
[6:5]	sad_ctl[1: 0]	01: Decrement source address			
		10: Fixed source address			
		11: Reserved			
		Destination Address Control			
		00: Increment destination address (Default)			
[4:3]	dad_ctl[1: 0]	01: Decrement destination address			
		10: Fixed destination address			
		11: Reserved			
		0: AHB Master 0 is the source (Default)			
[2]	src_sel	1: AHB Master 1 is the source			
_		0: AHB Master 0 is the destination (Default)			
[1]	dst_sel	1: AHB Master 1 is the destination			
		Channel Enable			
[0]	ch_en	0: Disable (Default)			
[-]		1: Enable			
		:: =:::::::::::			



Channel Configuration Register (Cn_CFG) default:0x0000_2087

Chairier Configuration (Cercical) derauti.co.co.co2007				
[31:20]	reserved			
[19:16]	chllp_cnt	Chain transfer counter		
		This counter is reset to 0 when CH_EN changes from 0 to 1.		
[15:14]	reserved			
[13]	dst_he	Destination Hardware Handshake Mode enable:		
		0: Disable		
		1: Enable		
		When you disable the destination hardware handshake, DMA		
		will start transfer data without waiting the destination request.		
		This bit is only valid when DMAC is in the Hardware Handshake		
		Mode		
[12:9]	dst_rs	Destination DMA request select:		
		It specifies which dma_req as the destination req, and is used		
		only when DMA Hardware Handshake Mode is enabled.		
[8]	chbusy	1:The DMA channel is busy.		
[7]	src_he	Source Hardware Handshake Mode enable:		
		0: Disable		
		1: Enable		
[6:3]	src_rs	Source DMA request select:		
		It specifies which dma_req as the source req, and is used only		
		when DMA		
		Hardware Handshake Mode is enabled.		
[2]	int_abt_msk	Channel abort interrupt mask		
		0: No mask interrupt		
		1: Mask interrupt (Default)		
[1]	int_err_msk	Channel error interrupt mask		
		0: No mask interrupt		
		1: Mask interrupt (Default)		
[0]	int_tc1_msk	Channel terminal count interrupt mask		
		0: No mask interrupt		
		1: Mask interrupt (Default)		

Channel Source Address Register (Cn_SrcAddr) default:0x0000_0000

		<u> </u>
[31:0]	chsad	Source starting address
		Note: When the DMA transaction is done, its value changes to
		the DMA source ending address.

Channel Destination Address Register (Cn_DstAddr) default:0x0000_0000

[31:0]	chdad	Destination starting address
		Note: When the DMA transaction is done, its value changes to
		the DMA destination ending address.



Linked List Descriptor Pointer (Cn_LLP) default:0x0000_0000

[31:2]	chllp[31:2]	Linked list descriptor pointer address	
[1]	reserved		
[0]	chllp[0]	Master for loading the next LLP:	
		0: Load the next LLP from the AHB Master 0 (Default)	
		1: Load the next LLP from the AHB Master 1	

Transfer Size Register (Cn_SIZE) default:0x0000_0000

[31:22]	reserved	
[21:0]	chtsz[21:0]	TOT_SIZE: Total transfer size
		The transfer unit depends on the source width. For example:
		SRC_WIDTH = 000, unit: 8-bit
		SRC_WIDTH = 001, unit: 16-bit
		SRC_WIDTH = 010, unit: 32-bit
		SRC_WIDTH = 011, unit: 64-bit

Table 4 DMA channel distribution

-	-		DESCRIPTION
DMA	Channel_0 Channel_1 Channel_2	UART TX RX I2S/ ADC_RX	DMA req/ack for UART
	Channel_3 Channel_4 Channel_5	/CODEC DAC_TX IIS_RX IIS_TX	DMA req/ack for codec DMA req/ack for I2S/
	Channel_6 Channel_7 Channel_8 Channel_9 Channel_10 Channel_11 Channel_12 Channel_13	USB TX_1 TX_2 TX_3 TX_4 RX_1 RX_2 RX_3 RX_4	DMA req/ack for USB
	Channel_14 Channel_15	Reserved	

Table 4 shows the DMA channel distribution, 14 channels DMA channel are used. UART_TX and UART_RX will occupy two dedicated DMA channel, ADC_RX, DAC_TX, IIS_RX and IIS_TX will occupy four dedicated DMA channel, USB will occupy eight dedicated DMA channel.



8.7. Interrupt controller

Interrupt controller module has NVIC mode to communicate with CPU. It supports 32 NVIC priority level interrupt inputs. Provides 0(max.)~7(min.) configurable priority levels for each NVIC interrupt input.

Table 5 CJC6811A NVIC interrupt input distribution

-	-	SIGNAL	-
	IRQ_0	Sys_gpio0_int	Interrupt for GPIO
	IRQ_1	Sys_tm0_int	Interrupt for timer0
	IRQ_2	Sys_tm1_int	Interrupt for timer1
	IRQ_3	Sys_wdt_int	Interrupt for watchdog
	IRQ_4	Sys_uart_int	Interrupt for uart
NVIC ID	IRQ_5	Sys_spi_int	Interrupt for spi
	IRQ_6	Sys_iic_int	Interrupt for iic
	IRQ_7	Sys_dmac_int	Interrupt for dmac
	IRQ_8	Sys_saradc_int	Interrupt for saradc
	IRQ_9	Sys_usb_mc_nint	Interrupt for usb
			Interrupt for usb frame
	IRQ_10	Sys_usb_sof_int	sync pulse(disabled)
	IRQ_11	Sys_dma_nint_usb_w	Interrupt for usb_dma
	IRQ_12		
	IRQ_13		
	IRQ_14		
	IRQ_15		
	IRQ_16		
	IRQ_17		
	IRQ_18		
	IRQ_19		
	IRQ_20		
	IRQ_21		
	IRQ_22		
	IRQ_23		
	IRQ_24		
	IRQ_25		
	IRQ_26		
	IRQ_27		
	IRQ_28		
	IRQ_29		
	IRQ_30		
	IRQ_31		
	IRQ_32		






Figure 7. the interrupt REQ/ACK timing sequence diagram.

8.8. **GPIO**

GPIO controller is an AHB bus device communicates with core. Each GPIO can be programmed as an input or output. It is used to input/output data from the system and device.

This GPIO can also be an interrupt input.

The GPIO provides up to 8 programmable I/O ports and each port can be independently programmed.

Table 6 summary of q		I/O:	/D A -I -I C		$\alpha \alpha \alpha \alpha \lambda$
Table 6 Stimmary of a	eneral nurnose	I/() realisters	I RaseAndr = I	ІУДІННІ	111111111

ADDR.	NAME	TYPE	DEFAULT	DESCRIPTION
+0x000	GPIODAT	R/W	0x0	Reads the value of the GPIOIN pins, or sets the
	Α			value driven onto GPIOUT pins.
+0x400	GPIODIR	R/W	0x0	GPIO direction register
				0:Input 1:Output
				GPIO interrupt enable register
+0x410	GPIOIE	PIOIE R/W	0x0	0:Pin interrupt is disabled
				1:Pin interrupt is enabled

When GPIOIE enable, the change of GPIO input can arose interrupt Interrupt time continues one hclk clock.

www.eshine-ic.com 27 / 91 2022.05



8.9. Saradc

SARADC is accessible by core via APB bus. This peripheral is used sampling the external sensor, voltage signal, transfer them to digital data by SARADC block, update the status register and interrupt signal, exchange data with CJC6811A processor.

The SARADC supports four external analog input signal come from sensor, mechanism key etc, the sample time is about 400Hz and sample sequence is one by one, the SARADC transfer result is store in internal register. After finishing one round, interrupt signal will generate, processor will respond this interrupt and enter into ISR.

SARADC unit is a 3.3V power supply analog module, co-work with decimation filter to implement the analog-to-digital transfer. ADC control include module timing generation, register control, interrupt generation and APB bus wrapper. Table 8 show this module register list.

Table 7 SARADC module register list (BaseAddr = 0x4001_1800).

OFFSET	TYPE	NAME	BIT	DESCRIPTION	DEFAULT
0X00	R/W	ADC_CTRL	[31:18]	TRIG_DELAY: delay from the end of one sample to	0x0
				the start of the next sample. One ADC sample cycle	
				include	
				0: 1 saradc_clk delay N:N+1 saradc_clk delay	
				So, if TRIG_DELAY is set to N, then one ADC	
				sample cycle includes (N+16) sarade_clk cycles	
			[17:14]	Reserved	
			[13:8]	PCLK_DIV: SARADC clock is 4*(pclk_div+1)	
				division of hclk. (Make sure the division of hclk is	
				less than the highest frequency of SARADC	
				workable clock)	
			[7:2]	Reserved	
			[1]	INTP_EN: channel interrupt enable	
				1: enable 0:disable	
			[0]	SARADC_EN: channel enable	
				1:enable 0:disable	
0X04	R/W	DAT_STATU	[31:1]	Reserved	0x0
		S	[0]	ADC_READY: ADC is ready	
				1:ready 0: not ready	
				Write 1 to this bit will clear the according bits. And at	
				the same time, the interrupt and status will be	
				cleared.	
0X08	R/W	DAT_RESUL	[31:8]	Reserved	0x0
		Т	[7:0]	SARADC result	



8.10. CODEC/IIS

CJC6811A audio processor can be accessed via AHB bus or APB bus.configures audio codec register by Ahb2apb Bridge and DAM translates data with codec by AHB bus.

CODEC receives data from IIS interface and DMA fifo data and sends to DAC module. ADC module disposes analog data (3bit dsm data) and sends to IIS interface output and DMA FIFO output. Figure 8 shows the block diagram. IIS interface and interface are selected by configure FFMT register and they don't occur at one time.




Figure 8. APU block diagram

Table 8 APU module register list (BaseAddr=0x4001_0400)

REGISTER	BIT	NAME	DESCRIPTION	DEFAULT
				VALUE
			DAC 6dB attenuate enable	0x40008f57
	[31]	dacdiv2	0 = disabled (0dB)	
			1= -6dB enabled	
			Digital soft mute	
	[30]	dacmu	1=mute	
			0= no mute (signal active)	
	[29:28]	deemph	De-emphasis control	
0x00			11 = 48 kHz sample rate	
Input volume			10 = 44.1 kHz sample rate	
input volume			01 = 32 kHz sample rate	
			00 = No De-emphasis	
			ADC 6dB attenuate enable	
	[27]	adcdiv2	0 = disable(0dB)	
			1 = -6dB enabled	
	[26]		Reserved	
		hnor	ADC channel store dc offset when high-pass	
		hpor	filter disabled	

www.eshine-ic.com 29 / 91 2022.05



1	1	
		1 = store offset
		0 = clear offset
[24]		Reserved
[23]		Reserved
[22]	ldcm (rdcm)	0 = adc polarity not inverted
	,	1 = adc polarity invert
		00 = dmic polarity not inverted
[21:20]	adcpol	01 = dmic1 polarity invert
[220]	adopoi	10 = dmic2 polarity invert
		11 = dmic1 & dmic2 polarity inverted
[19:18]		Reserved
		Adchpd_ana determine high-pass filter
[17]	adchpd	behavior
[""]	adonpa	1'b0 = ADC hpf on
		1'b1 = ADC hpf off
[16]		Reserved
[15:14]		Reserved
		Microphone Gain Boost
		00 = Boost off (bypassed)
[13:12]	Imicboost	01 = 13dB boost
		10 = 20dB boost
		11 = 29dB boost
[11]	codec_mute_pga	Input analogue mute. Default 1.
		Set Maximum Gain of PGA
		111 = +12dB
[40.0]	mayasin	110 = +6dB
[10:8]	maxgain	(-6dB steps)
		001=-24dB
		000=-30dB
		Volume update
[7]	livar	1=Update gain
[7]	livu	0=Store LINVOL in intermediate latch(no gain
		change)
		Left channel analog input mute.
[6]	limm, de	1 = Enable Mute
[6]	linmute	0 = Disable Mute
		Note: LIVU must be set to un-mute.
		Left channel zero cross detector.
[5]	Izcen	1 = change gain on zero cross only
		0 = change gain immediately
		Left channel input volume control
[4.0]	line of the	11111 = +12dB
[4:0]	linvol	11110 = +10.5dB



			10111=0dB	
			1.5dB steps down to	
			00000 = -34.5dB	
	[31]		Reserved	0x3cf93cf9
	[30]		Reserved	00000000
	[29:23]		Reserved	
	[22:16]		Reserved	
	[22.10]		Line out 1 gain control enable:	
			0: enabled (at the same time, o1vu must	
	[15]	en_hpc	enable)	
			1: disabled	
0x04			Line out 1 gain enable:	
LOUT1 and	[14]	o1vu	1: enabled	
ROUT1			0: disabled	
volume			Line out 1 right channel volume gain	
control			1111111 = +6dB	
	[13:7]	rout1vol	(80 steps)	
			0110000 = -67dB	
			0111111 to 0000000 = Analogue mute	
	[6:0]	lout1vol	Line out 1 left channel volume gain	
			1111111 = +6dB	
			(80 steps)	
			0110000 = -67dB	
			0111111 to 0000000 = Analogue mute	
	[31]	Pcm_mode_set	Pcm mode	0x1000a
			1=	
			0=IIS	
			24bit USB data input	
	[30]	adc2ahb	1= IIS data From USB	
0x08			0= IIS data from AHB bus or adc	
ADC & DAC			24bit USB data input	
control	[29]	ahb2dac	1= dac data From USB	
			0= dac data from AHB bus or IIS	
	[28:27]		Reserved	
*When this			ADC sample rate control	
register is			3'b000 = 8K	
writed,	[26:24]	4] sr_adc	3'b001 = 8.0182K	
adc/dac digital			3'b010 = 12K	
part will reset.			3'b110 = 11.025K	
			3'b011 = 16K	
	[23:19]		Reserved	
	[18:17]		DAC BCLK frequency	
		bcm_dac	00=BCM function disabled	
			01=MCLK/4	



		10=MCLK/8
		11=MCLK/16
[16]		Reserved
[15:12]		DAC sample rate control
		MCLK = 24.576M MCLK=22.5792M
		4'b0011 = 8K 4'b1011=8.0182K
		4'b0100 = 12K 4'b1100=11.025K
	sr_dac	4'b0101 = 16K 4'b1101=22.05K
		4'b1110 = 24K 4'b1000=44.1K
		4'b0110 = 32K 4'b1111=88.2K
		4'b0000 = 48K 4'b1010=176.4K
		4'b0111 = 96K
		4'b0010=192K
		Default = 96K
[11]	ahb2pcm	0 = iis data from ahb
[10]	pcm2ahb	0= iis data to ahb
[9]		IIS/ data source
	adc2pcm	1 = adc data
		0 = fifo data
[8]		DAC data source
	pcm2dac	1 = IIS/ data
		0 = fifo data
[7]		BCLK invert bit(for master and slave modes)
	bclkinv	0 = BCLK not inverted
		1 = BCLK inverted
[6]		Master/Slave mode control
	ms	1 = Enable Master mode
		0 = Enable slave mode
[5]		Left/Right channel swap
	Irswap	1 = swap left and right DAC data in audio
	· ·	interface
		0 = output left and right data as normal
[4]		Right, left and i2s modes – LRCLK polarity
	Irp	1 = invert LRCLK polarity
		0 = normal LRCLK polarity
[3:2]		Audio Data Word Length
		11 = 32 bits
	wl	10 = 24 bits
		01 = 20 bits
		00 = 16 bits
		Audio Data Format Select
[1:0]	format	11 = DSP Mode
		10 = I2S Format
		01 = Left justified



			00 = reserved(do not use this setting)	
	[31:20] [11:8]		Reserved	0xffff
0x0c DAC volume	[19:12]	rdacvol	Right DAC Digital volume control similar to LDACVOL	
			Left DAC Digital Volume Control 0000 0000 = Digital mute	
	[7:0]	ldacvol	0000 0001 = -127dB 0000 0010 = -126.5dB	
			0.5dB steps up to 1111 1111 = 0dB	
	[31]	vroi	VREF to analogue output resistance 0:1.5K 1:40K	0x2dc3
			DAC mono mix	
			00:stereo	
	[30:29]	dmonomix	01:mono(L+R)/2into DACL,'0'into DACR	
	[30.29]	amonomix	10:mono(L+R)/2into DACL, 0 into DACL	
			11: mono(L+R)/2into DACL and DACR	
			DAC phase invert	
	1291	dacinv	0:non-inverted	
	[28]	dacinv	1:inverted	
			Timeout enable	
	[27]	toen	0:timeout disable	
	[21]		1:timeout enable	
			Adchpd_dmic and hpflren_dmic together	
0.40	[26]	hpflren	determine high-pass filter behaviour	
0x10			Tristates ADCDATA and switches LRC and	
Additional			BCLK to inputs	
control	[25]	roa tri	0=adcdat is an output,Irc and bclk are inputs or	
	[20]	[25] reg_tri	outputs	
			1=adcdat is tristated, Irc and bclk are inputs	
	[24]		Reserved	
			Mic signal to dac mixer volume	
	[23:22]	23:22] codec_mic	00=-6dB 01=-9dB 10=-12dB 11=-15dB	
			DAC oversample rate select	
	[21]	21] dacosr	1=64x(lowest power)	
			0=128x(best SNR)	
	[20:9]		Reserved	
			ADC volume update	
	[0]	[8] lavu	0 = store adcvol in intermediate latch(no gain	
	[8]		change)	
			1 = update left and right channel gains	
	[7:0]	ladcvol	ADC digital volume control	



			1	I
			0000000=digital mute	
			00000001=-97dB	
			00000010=-96.5dB	
			0.5dB steps up to 11111111=+30dB	
0x14	[31]	codec_rstn_scf	DAC module reset of SCF	0x80000000
Power	[31]	codec_istii_sci	1=reset 0=work	
management	1201	andaa an umid	VMID enable	1
	[30]	codec_en_vmid	0=power down 1=power up	
	[29]		VREF	
		9] codec_en_ibias	0=power down 1=power up	
			Micbias buffer	
	[28]	codec_en_micb	0=power down 1=power up	
			Left linein buffer	
	[27]	codec_en_llinein	0=power down 1=power up	
	[26]		reserved	
	[=0]		HP buffer	
	[25]	codec_en_vref	0=power down 1=power up	
			Mic to dac mixer enable	-
	[24]	codec_mic2o	0=disable	
	[24]	codec_miczo		
	[00:40]		1=enable	-
	[23:16]		Reserved	-
	[19]	adc_rx_fifo_clr	write 1 to clear adc rx fifo, including address	
			and data. Write only.	-
	[18]	dac_tx_fifo_clr	write 1 to clear dac tx fifo, including address	
			and data. Write only.	
	[17]	17] iis_rx_fifo_clr	write 1 to clear iis rx fifo, including address and	
			data. Write only.	_
	[16]	iis_tx_fifo_clr	write 1 to clear iis tx fifo, including address and	
	,		data. Write only.	
	[15]	codec_en_lpga	1:PGA enable , default 0	
	[14]	codec_en_rpga	1:PGA enable , default 0	
	[13]	codec_en_rhp	R_Channel HP enable	
	[10]	codec_en_mp	0=disable 1=enable	
	[40]	andes on the	L_Channel HP enable	
	[12]	codec_en_lhp	0=disable 1=enable	
			LOUT/ROUT COMMON GROUND Enable (H	
		[11] codec_en_hp_vmid	PCOM) .	
	[11] cod		Enables HPCOM on then LOUT/ ROUT can c	
			apless connect to headphone	
			0: Disable HPCOM drive 1: Enable HPCOM	
	[10:9]		reserved	
-			Master clock disable	1
	[8]	digenb	0=master clock enabled	



			1=master clock disabled	
	[7]	codec_en_radc	ana_en,codec_en_adc drive to top	
			I2S reset	
	[6]	iis_clr_reg	0=reset 1=work	
	re1		ADC reset	
	[5]	adc_clr_reg	0=reset 1=work	
	[4]	doo ole rog	DAC reset	
	[4]	dac_clr_reg	0=reset 1=work	
	[3]		Reserved	
	[2]	dacr_en	DAC right enable	
	[2]		0=power down 1=power up	
	[1]	dacl_en	DAC left enable	
	F.1		0=power down 1=power up	
	[0]	codec_en_ladc	ana_en,codec_en_adc drive to top	
	[31]		Reserved	0x3333
			0 = normal ibias current 1 = adding ibias current codec_iplus[5] HP ibias current	
			codec_iplus[4] R-dac channel ibias	
	[30:25]	codec_iplus	current codec_iplus[3] L-dac channel ibias current	
			codec_iplus[2] adc ibias current(else	
			op1st) codec_iplus[1] adc op1st ibias current	
			codec_iplus[0] pga ibias current	
	[24:16]		Reserved	
0x18			iis tx fifo dma request threshhold, when the	
Fifo depth	[15:12]	iis_tx_trig	number of empty units is larger or equal than	
control			this number, send dma request	
	[44.0]	iio my tria	iis rx fifo dma request threshhold, when the	
	[11:8]	iis_rx_trig	number of occupied units is larger or equal than this (number + 1) , send dma request	
			than this (Humber + 1), send unia request	
			dac tx fifo dma request threshhold, when the	
	[7:4]	dac_tx_trig	number of empty unit is larger or equal than	
	[]	ddo_bt_uig	this number, send dma request	
			adc rx fifo dma request threshhold, when the	
	[3:0]	adc_rx_trig	number of occupied unit is larger or equal than	
		•	this (number + 1) , send dma request	
	[31:8]		Reserved	
0x1c Test mode	[7]	bcm_gate_en	Enable BCLK clock gating	0x00
1000111000				
	[6:0]		Reserved	
0x20	[6:0] [31:0]	adc_rx_fifo	Reserved DMA read adc_rx_fifo, read only	0x00
0x20 0x24		adc_rx_fifo dac_tx_fifo		0x00 0x00
	[31:0]		DMA read adc_rx_fifo, read only	



* When read any other address from codec, read data is {24'h0, iis_rx_fifo_empty, iis_rx_fifo_full, iis_tx_fifo_empty, iis_tx_fifo_full, adc_rx_fifo_empty, adc_rx_fifo_full, dac_tx_fifo_empty, dac_tx_fifo_full}.

8.11. IIS interface

The IIS interface supports ADCDAT output, DMA FIFO output, DMA FIFO input and DACDAT input. It supports several data format such as IIS, Left justified, DSP, Right justified, and it supports 16bit, 20bit, 24bit, 32bit word length. Figure 9 to Figure 12 show the timing sequence example for different format.




Figure 9. Left Justified Audio Interface (assuming n-bit word length)





Figure 10. I2S Justified Audio Interface (assuming n-bit word length)









Figure 11. Right Justified Audio Interface (assuming n-bit word length)

Figure 12. DSP Audio Interface (assuming n-bit word length)

8.12. IIC

IIC bus interface controller is an APB device, it allows the host processor to serve as a master or slave in the IIC bus. Data are transmitted to and received from the IIC bus via a buffered interface.

It Supports the stand and fast modes by programming the clock division register, Supports the 7-bit, 10-bit, and general-call addressing modes. It has glitch suppression capability through the debounce circuit. The salve address is Programmable, It supports the master-transmit, master-receive, slave-transmit, and slave-receive modes, and supports the multi-master mode also.







Figure 13. IIC single write and IIC burst wirte

www.eshine-ic.com 37 / 91 2022.05








Figure 14. IIC single read and IIC burst read

Table 9 IIC controller module register list (BaseAddr=0x4001_1c00)

ODDSET ADDRESS	ТҮРЕ	DESCRIPTION	RESET VALUE
0X00	R/W	IIC Control Register(CR)	0X0000_0000
0X04	R/RC	IIC Statsus Register(SR)	0X0000_0000
0X08	R/W	IIC Clock Division Register(CDR)	0X0000_0000
0X0C	R/W	IIC Data Register(DR)	0X0000_0000
0X10	R/W	IIC Slave Address Register(SAR)	0X0000_0000
0X14	R/W	IIC Setup/Hold Time and Glitch Suppression Setting	0X0000_0401
		Register(TGSR)	
0X18	R	IIC Bus Monitor Register(BMR)	
0X30	R	IIC Revision Register	0X0000_0003

I2C Control Register(CR) offset:0x00 default:0x0000_0000

[31:18]	reserved		
[17]	Test_bit	R/W	Special test mode; it must be set to 0.
[16]	SDA_LOW	R/W	If set, the SDAout is tied to 0.
[15]	SCL_LOW	R/W	If set, the SCLout is tied to 0.
[14]	STARTI_EN	R/W	If set, this bit enables I2C controller to interrupt the host
			processor when I2C controller detects a start
			condition happening on the I2C bus.
[13]	ALI_EN	R/W	If set, this bit enables I2C controller to interrupt the host
			processor when I2C controller loses arbitration in the master mode.
[12]	SAMI_EN	R/W	If set, this bit enables I2C controller to interrupt the host
			processor when I2C controller detects a slave

www.eshine-ic.com 38 / 91 2022.05



[3]	GC_EN	R/W	Enable I2C controller to respond to a general call
			transferring the next data byte on the I2C bus in the master mode.
			or initiates a repeated start condition after
[4]	START	R/W	is idle,
			I2C controller initiates a start condition when I2C bus
			master mode.
			next data byte on the I2C bus when I2C is in the
[5]	STOP	R/W	transferring the
			I2C controller initiates a stop condition after
			1: NACK
			0: ACK
			mode
			I2C controller is in master-receive or slave-receive
[6]	ACK/NACK	R/W	The acknowledge signal sent by I2C controller when
			low in the I2C bus.
			controller will insert the wait state by pulling SCLout
[7]	TB_EN	R/W	controller is ready to receive or transmit one byte. Otherwise, I2C
[71	TD EN	DAA	When Transfer Byte Enable (TB_EN) is set, I2C
			one data byte onto the I2C bus.
			transmitted
			processor when I2C controller DR register has
[8]	DTI_EN	R/W	host
			If set, this bit enables I2C controller to interrupt the
			received one data byte from the I2C bus.
- -	_		processor when I2C controller DR register has
[9]	DRI_EN	R/W	host
			If set, this bit enables I2C controller to interrupt the
			sent in the master mode.
			from the slave device after one byte of data has been
			responses
[10]	BERRI_EN	13/ //	processor when I2C controller detects non-ACK
[10]	REDDI EN	R/W	host
			happening on the I2C bus. If set, this bit enables I2C controller to interrupt the
			condition
			processor when I2C controller detects a stop
[11]	STOPI_EN	R/W	host
			If set, this bit enables I2C controller to interrupt the
			(when GC_EN is set).
			matches the SAR register or a general call address
			address that



			message as a slave
[0]	201 511	D/A/	Enable I2C controller clock output for the master
[2]	SCL_EN	R/W	mode operation
[1]	I2C_EN	R/W	Enable the I2C bus interface controller
[0]	I2C_RST	R/W	Reset the I2C controller
			This bit will be automatically cleared after two PCLK
			clocks.

I2C Status Register (SR)

offset:0x04 default:0x0000_0000

120 Status Register (OI ()	011301.0	0x04 deladit.0x0000_0000
[31:12]	reserved		
[11]	START	RC	Set when I2C controller detects a start condition on
[11]	START	, KC	the I2C bus
[10]	AL	RC	Set when I2C controller loses arbitration when
[10]	AL	, KC	operating in master mode.
[0]	00	DC.	Set when I2C controller receives a slave address
[9]	GC	RC	that matches
			the general call address, when I2C controller is
			operating in the slave mode
[0]	CANA	DC	Set when I2C controller receives a slave address
[8]	SAM	RC	that matches
			the address in the slave register (SAR) when I2C
			controller is
			operating in the slave mode
[7]	STOP	RC	Set when I2C controller detects a stop condition in
[7]	3106	RC	the I2C bus.
[6]	DEDD		Set when I2C controller detects non-ACK responses
[6]	BERR	RC	from the
			slave device after one byte of data has been
			transmitted when
			I2C controller is operating in the master mode
[6]	DR	RC	Set when the data register (DR) received one new
[5]	DR	RC	data byte from the I2C bus
[4]	DT	DC	Set when the data register (DR) transmitted one data
[4]	DT	RC	byte to the I2C bus
[0]	DD		Set when the I2C bus is busy, but the I2C controller
[3]	BB	R	is not
			involved in the transaction
[0]	IOCE		Set when the I2C controller is busy, i.e. during the
[2]	I2CB	R	time period
			between the START and STOP
[4]	ACK		Set when the I2C controller receives or sends
[1]	ACK	R	non-acknowledgements
[0]	DVA	<u> </u>	Set when the I2C controller serves in a
[0]	RW	R	master-receive or slave-transmit mode.
<u> </u>	•		,



* RC means read and clear

I2C Clock Division Register (CDR) offset:0x08 default:0x0000_0000

[31:18]	reserved		
F47.01	0011117	D/\/	Counter value used to generate an I2C clock
[17:0]	COUNT	R/W	(SCLout) from the internal bus
			clock PCLK. The relation between PCLK and I2C
			bus clock (SCLout) is
			shown in the following equation, where GSR is
			TGSR[12:10]
			SCLout = PCLK/(2*(COUNT + 2) + GSR)

I2C Data Register (DR) offset:0x0C default:0x0000_0000

[31:8]	reserved		
[7.0]	DR	R/W	Buffer for I2C bus data transmission and
[7:0]	DK	IN/VV	reception,I2C data write or read window.

I2C Slave Address Register (SAR) offset:0x10 default:0x0000_0000

[31]	EN10	R/W	10-bit addressing mode enable bit
[30:10]	reserved		
[9:7]	SAR	R/W	The most significant 3-bit address to which the I2C
			controller responds when I2C operates in 10-bit
			addressing slave
			mode (EN10 =1). When EN10 = 0, the I2C controller
			ignores these three bits.
[6.0]	SAR	R/W	The 7-bit address to which the I2C controller
[6:0]	SAR	FK/VV	responds
			when the I2C operates in the 7-bit addressing slave
			mode (EN10 =0)
			or the least significant 7-bit address to which the I2C
			controller responds when the I2C operates in the
			10-bit addressing slave mode.

I2C Set/Hold Time & Glitch

offset:0x14 default:0x0000_0401

Suppression Setting Register (TGSR)

	[31:13]	reserved		
				These bits define the values of PCLK clock period
	[12:10]	GSR	R/W	when the I2C Bus
				Interface has built-in glitch suppression logic. Glitch
				is suppressed
				according to "GSR * PCLK" clock period.
Ī				These bits define the delay values of PCLK clock
	[9:0]	TSR	R/W	cycles that the data



or acknowledgement will be driven into the I2C SDA
bus after I2C SCL
bus goes low. The actual delay value is
GSR+TSR+4. Figure- 3 shows the relationship.
Note: TSR cannot be set to zero.

I2C Bus Monitor Register (BMR)	offset:0x18
----------------------------	------	-------------

[31:2]	reserved		
			This bit continuously reflects the value of the SCLin
[1]	SCLin	R	pin.
			This bit continuously reflects the value of the SDAin
[0]	SDAin	R	pin.

8.13. UART

CJC6811A UART can be accessed via AHB bus or APB bus. configures UART register and transfers data with UART by Ahb2apb Bridge, DAM translates data with UART by AHB bus.

The system assigns two dedicated DMA channel to the UART_TX and UART_RX data transfer. UART have a programmable interrupt to the system.

UART controller is a serial communication element that implements the most common infrared communication protocols. It also supports IRDA1.3 SIR protocol which is used in household electrical device IR transmitter and receiver (38 kHz).

UART support work mode: UART mode.

The UART mode is default enabled after power up or system reset. This mode uses a wired interface for serial communication with a remote device or a modem. It can operate in a full-duplex mode, data transmission and reception can take place simultaneously. It works as a regular serial asynchronous communication controller that converts the parallel data received from the CPU or the DMA controller into serial data. It also converts the serial data received on the serial input terminal into parallel data. The format of the serial data stream is shown in figure 19. A data character contains 5 to 8 data bits. It is preceded by a start bit and is followed by an optional parity bit and a stop bit. Data is transferred in little-endian order (Least significant bit first). The clock for both transmits and receive channels is provided by an internal baud generator that divides the pre-scaled clock by any divisor value from 1 to 216 - 1. The output clock frequency of the baud generator must be programmed to be sixteen times the baud rate value. The baud generator input clock is derived from io_irda_uclk clock through a programmable prescaler. Both the communications format and baud rate must be programmed properly before operation.






Figure 19 UART data representation and sampling

The main differences are that, those data transfer operations are normally performed in half-duplex fashion.

Table 10 Uart module register list (BaseAddr=0x4001_0c00)

OFFOFT	TVDE	MIDTH	NAME	PERCEIPTION	DECET		
OFFSET	TYPE	WIDTH	NAME	DESCRIPTION	RESET		
					VALUE		
UART/Infrared	SIR Mode						
+0X00	R	8	RBR	Receiver buffer register	0x00		
	W	8	THR	Transmitter holding register	0x00		
+0X04	R/W	4	IER	Interrupt enable register	0x00		
+0X08	R	8	IIR	Interrupt identification register	0x01		
	W		FCR	FIFO control register	0x00		
+0X0C	R/W	8	LCR	Line control register	0x00		
+0X10	R/W	7	MCR	Modem control register	0x00		
+0X14	R	8	LSR	Line status register	0x00		
	W		TST	Testing register	0x60		
+0X18	R	8	MSR	Modem status register	0x00		
+0X1C	R/W	8	SPR	Scratch pad register	0x00		
Registers acces	Registers accessible whRen DLAB = 1						
+0X00	R/W	8	DLL	Baud rate divisor latch least significant byte	0x01		
+0X04	R/W	8	DLM	Baud rate divisor latch most significant byte	0x00		
+0X08	R/W	5	PSR	Prescaler register	0x01		

Receiver Register offset:0x00 default:0x00				
[7:0]	RBR	R	Receive Data Port	
Transmitter Hol	ding Register	offset:0	x00 default:0x00	
[7:0]	THR	W	Transmit Data Port	
Baud Rate Divisor Latch LSB		offset:0	x00 default:0x01	
[7:0]	DLL	R/W	Baud Rate Divisor Latch Least Significant Byte	

^{*} Accessible when DLAB = 1



Baud Rate Divisor Latch MSB offset:0x04 default:0x00

[7:0]	DLM	R/W	Baud Rate Divisor Latch Most Significant Byte

* Accessible when DLAB =1 offset:0x08 default:0x01

[7:4]	reserved		
[3]	MODEM Status	R/W	This bit enables the modem status interrupt when set to logic 1
[2]	Pagaiyar Lina Status		This bit enables the Receiver Line Status Interrupt when set to
[2]	[2] Receiver Line Status	R/W	logic 1
[4]	TUD Frank		This bit enables the Transmitter Holding Register Empty
ניו	[1] THR Empty		Interrupt
			when set to logic 1
	Receiver Data	R/W	This bit enables the Received Data Available Interrupt (and
[0]	110001101 Data		Character reception timeout interrupts in 泰和 FIFO mode)
	Available		when setto logic 1

Interrupt I

[7:6]	FIFO mode enable	R	These two bits are set when FCR[0] is set as 1
[5]	reserved		
[4]	Tx FIFO full	R	This bit is set as 1 when TX FIFO is full
[2]	EIEO modo only		In the 16450 modes, this bit is 0. In the FIFO mode, this bit is set
[3]	FIFO mode only	R	along with bit 2 when a timeout interrupt is pending
[2:4]	Interrupt Identification	R	These bits identify the highest priority interrupt that is pending
[2:1]	Code	IX.	
	Interrupt Pending		This bit can be used in a prioritized interrupt environment to
			Indicate whether an interrupt is pending
[0]			0: An interrupt is pending and the IIR contents may be used as
			A pointer to the appropriate interrupt service routine
		R	1: No interrupt is pending

FIFO Control Register offset:0x08 default:0x00

[7:6]	RXFIFO_TRGL	W	Used to set the trigger level of the RX FIFO interrupt
[5:4]	TXFIFO_TRGL	W	Used to set the trigger level of the TX FIFO interrupt
[2]	DMA Mada		This bit selects the UART DMA mode. The DMA mode affects
[3]	DMA Mode	W	the way in
			in which the DMA signaling outputs pins (irda_nrxrdy and
			irda_ntxrdy) behave.
[2]	101 TV FIFO D 4		Setting this bit to logic 1 clears all bytes in the TX FIFO and
[2]	TX FIFO Reset	W	resets its
			counter logic to 0. The shift register is not cleared, so any
			reception active will continue.
			This bit will automatically return to zero.
[1]	RX FIFO Reset		Setting this bit to logic 1 clears all bytes in the Rx FIFO and
[1]	NA FIFO Reset	W	resets its



			counter logic to 0. The shift register is not cleared, so any
			reception
			active will continue. Setting this bit also clears the Status FIFO.
			This bit will automatically return to zero.
ro1	[0] FIFO Enable		Set this bit to logic 1 enables both the transmit and receive
[O]		w	FIFOs (And
			Status FIFO). Changing this bit automatically resets both FIFOs.
			In a FIR mode, the device driver should always set this bit as 1.

Prescaler Register

offset:0x08 default:0x01

[7:5]	reserved		
[4:0]	PSR	R/W	Prescaler Value

^{*} Accessible when DLAB =1

Line Control Register

offset:0x0C default:00

Line Control Register		offset:0	x0C default:00
[7]	DLAB	R/W	Divisor Latch Access Bit (DLAB)
			This bit must be set in order to access the DLL, DLM and PSR
			registers which
			program the division constants for the baud rate divider and the
			prescaler
			This bit causes a break condition to be transmitted to the
[6]	Set Break	R/W	receiving UART
			When it is set to logic 1, the serial output (io_irda_sout) is forced
			to the
			Spacing (Logic 0) state. The break is disabled by setting bit 6 to
			0. The Break
			Control bit acts only on io_irda_sout and has no effect on the
			transmitter logic,
			so, if several characters are stored in the transmit FIFO, they
			will be removed
			from this FIFO and passed sequentially to the Transmitter Shift
			Register which
			serializes them, even if Set Break is set. This fact can be useful
			to establish the
			break time making use of the THR Empty and Transmitter
			Empty flags of the
			LSR. Firmware can follow the sequence below to assure no
			erroneous or
			extraneous characters will be transmitted because of the break:
			Set break when transmitter is idle (LSR bit 6).
			Write a character with any value to THR.
			Wait for the transmitter to become idle (LSR bit 6), and clear
			break when normal transmission has to be restored.
[5]	Stick Parity	R/W	When bits 3, 4 and 5 are logic 1, the Parity bit is transmitted and



			checked as 0.
			If bits 3 and 5 are 1 and bit 4 is 0, then the Parity bit is
			transmitted and checked
			as 1. If bit 5 is 0, Stick Parity is disabled.
			This bit is the Even Parity Select bit. When bit 3 is 1 and bit 4 is
[4]	Even Parity	R/W	0, an odd
			number of logics 1s is transmitted or checked in the data word
			bits and Parity bit.
			This bit is the Parity Enable bit. When this bit is a 1, a Parity bit
[3]	Parity Enable	R/W	is generated
			(Transmit data) or checked (Receive data) between the last
			data word bit and
			Stop bit of the serial data. When bit 3 is 1 and bit 4 is a 1, an
			even number of 1s is transmitted or checked.
			This bit selects the number of stop bits to be transmitted. If
[2]	Stop Bits	R/W	cleared, only one
			stop bit will be transmitted. If set, two stop bits (1.5 with 5-bit
			data) will be
			transmitted before the start bit of the next character. The
			receiver always checks only one stop bit.
			This bit along with WL0 defines the word length of the data
[1]	WL1	R/W	being transmitted and received.
			This bit along with WL1 defines the word length of the data
[0]	WL0	R/W	being transmitted and received.

Modem Control Register

offset:0x10 default:0x00

[7]	reserved		
			This bit controls the general purpose output io_irda_nout3
			(General-purpose output 3, active low) . A 1 in this bit makes
			io_irda_nout3 output a 0. When this bit is cleared, io_irda_nout3
[6]	Out3	R/W	outputs a 1.
			This bit selects the UART/SIR DMA mode. The DMA mode2
			affects the way in which the DMA signaling output pins
			(irda_nrxrdy and irda_ntxrdy) behave.
			irda_nrxrdy : The UART/SIR mode has new received data to be
			transferred to the memory, low active
			Mode 1: In the FIFO mode (FCR[0] = 1) when DMAmode2 = 0,
			and FCR[3] = 1 and the trigger level or the timeout has been
			reached, the irda_nrxrdy pin will go low active. Once it is
			activated, the irda_nrxrdy will go inactive (High) when there are
			no more characters in the FIFO or holding register.
			Mode 2: In the FIFO mode (FCR [0] = 1) when DMAmode2 = 1
			(FCR [3] is "don't care"), and there is at least 1 character in the
[5]	DMAmode2	R/W	RX FIFO or receive the holding register, the irda_nrxrdy will be



			low active. This signal will go inactive (High) when irda_rx_ack
			is sampled high.
			irda_ntxrdy : The UART/SIR mode is ready to receive the
			characters from the memory to be sent, low active.
			Mode 1: In the FIFO mode (FCR [0] = 1) when DMAmode2 = 0
			and FCR [3] = 1 and there are no characters in the TX FIFO, the
			irda_ntxrdy pin will go low active.
			This pin will become inactive when the TX FIFO is completely
			full.
			Mode 2: In the FIFO mode (FCR [0] = 1) when DMAmode2 = 1
			(FCR [3] is "don't care") and the number of characters in the TX
			FIFO is smaller than the TX FIFO trigger level, the irda_ntxrdy
			pin will go active (Low). This signal will go inactive (High) when
			irda_tx_ack is sampled high.
			irda_rx_ack: This signal is used to de-assert irda_nrxrdy in the
			DMA mode 2
			irda_tx_ack: This signal is used to de-assert irda_ntxrdy in the
			DMA mode 2.
		500	Loop back mode control bit. Loop back mode is intended to test
[4]	Loop	R/W	the
			UART or SIR communication.
			This bit controls the general purpose output io_irda_nout2
ro1	0.10	D 244	(General-purpose output 2, active low) . A 1 in this bit makes
[3]	Out2	R/W	io_irda_nout2 output a 0. When this bit is cleared, io_irda_nout2
			outputs a 1.
			This bit controls the general purpose output io_irda_nout1
ro1	0.14		(General-purpose output 1, active low) . A 1 in this bit makes
[2]	Out1	R/W	io_irda_nout1 output a 0. When this bit is cleared, io_irda_nout1
			outputs a 1.
			This bit controls the "request to send" output (io_irda_nrts,
	RTS (Request to		active low). A 1 in this bit makes io_irda_nrts output a 0. When
[1]	Send)	R/W	this bit is cleared, io_irda_nrts outputs a 1.
			io_irda_nrts : Request To Send
			This signal is controlled by a register's bit. When low, this signal
			informs the modem or data set that the UART is ready to
			exchange data. This output signal can be set to an active low by
			programming bit 1 of the Modem Control Register. A system
			reset operation sets this signal to be inactive (High). The loop
			mode operation holds this signal in its inactive state.
	DTR (Data Terminal		
[0]	Ready)	R/W	This bit controls the "data terminal ready" active low output
			io_irda_ndtr. A 1 in this bit makes io_irda_ndtr output a 0. When
			this bit is cleared, io_irda_ndtr outputs a 1.
			io_irda_ndtr: Data Terminal Ready



This signal is controlled by a register's bit. When low, this signal informs the modem or data set that the UART is ready to establish a communication link. This output signal can be set to an active low by programming bit 0 of the Modem Control Register to a high level. A system reset operation sets this signal to its inactive (High) state. The loop mode operation holds this signal in its inactive state.

Line Status Register offset:0x14 default:0x60

Line Status Re	egister	offset:0	x14 default:0x60
[7]	FIFO Data Error	R	If the FIFO is disabled (16450 mode), this bit is always zero.
			If the FIFO is active, this bit will be set as soon as any data
			character in the receiver's FIFO has parity or framing error or
			the break indication active.
			This bit is cleared when the CPU reads the LSR and the rest of
			the data in the receiver's FIFO do not have any of these three
			associated flags on.
			This bit is 1 when both the THR (Or TX FIFO) and the TSR
[6]	Transmitter Empty	R	(Transmitter
			Shift Register) are empty. Reading this bit as 1 means that no
			transmission
			is currently taking place in the io_irda_sout output pin, and that
			the transmission line is idle. As soon as new data is written in
			the THR, this bit will be cleared.
			This bit indicates that the UART is ready to accept a new
[5]	THR Empty	R	character for
			transmission. In addition, this bit causes the UART to issue an
			interrupt to the
			CPU when the Transmit Holding Register Empty Interrupt
			enable bit
			(IER [1]) is set high.
			This bit is set to 1 if the receiver's line input io_irda_sin was held
[4]	Break Interrupt	R	at zero
			for a complete character time. That is to say, the positions
			corresponding to the start bit, the data, the parity bit (if any) and
			the (first) stop bit were all detected as zeroes.
[3]	Framing Error	R	This bit indicates that the received character did not have a valid
[0]	Training Error		stop bit
			(i.e., a 0 was detected in the (first) stop bit position instead of a
			1). This bit
			is queued in the receiver's FIFO in the same way as the Parity
			Error bit
			When a framing error is detected, the receiver tries to
			resynchronize: if the
			next sample is again a zero, it will be taken as the beginning of a



			possible
			new start bit
			This bit is cleared as soon as the LSR is read.
[0]	Davita Faran		When this bit is set, it indicates that the parity of the received
[2]	Parity Error	R	character is wrong
[4]	0	_	When this bit is set, a character has been completely assembled
[1]	Overrun Error	R	in the
			Receiver Shift Register without having free space to put it in the
			receiver's
			FIFO or holding register.
[0]	Data Dandy	_	This bit is set if one or more characters have been received and
[0]	Data Ready	R	are waiting
			in the receiver's FIFO for the user to read them. It is cleared to a
			logic 0 by
			reading all of the data in the Receiver Buffer Register or the
			FIFO.

Testing Register

offset:0x14 default:0x00

[7:5]	reserved		
[4]	TEST CRC ERR	W	When set, UART generates incorrect CRC during FIR
[דן	TEOT_ONO_ENN	VV	transmission.
[2]	TEOT DUY EDD		When set, UART generates incorrect 4PPM encoding chips
[3]	TEST_PHY_ERR	W	during FIR transmission.
[2]	TEST_BAUDGEN	W	This bit is used to improve baud rate generator toggle rate.
[4]	TEST FOM FOR	W	When set, UART generates a logic 0 STOP bit during UART
ניו	[1] TEST_FRM_ERR		transmission.
101			When set, UART generates incorrect parity during UART
[0]	TEST_PAR_ERR	W	transmission.

Modem Status Register

offset:0x18 default:0x00

			Data Carrier Detect (DCD), which is the complement of the
			io_irda_ndcd input.
			io_irda_ndcd: Data Carrier Detect
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that the data carrier has been detected
r=1	DCD	R	by the modem or data set. This signal is a modem status input
[7]			whose conditions can be tested by the CPU reading bit 7 of the
			Modem Status Register. Bit 7 is the complement of the
			io_irda_ndcd signal. Bit 3 of the Modem Status Register
			indicates whether the io_irda_ndcd input has changed the state
			since the previous reading of the Modem Status Register.
			io_irda_ndcd has no effect on the receiver.
		R	Ring Indicator (RI), which is the complement of the io_irda_nri
[6]	RI		input.



			io_irda_nri: Ring Indicator
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that a telephone ringing signal has
			been received by the modem or dataset. This signal is a modem
			status input whose conditions can be tested by the CPU reading
			bit 6 of the Modem Status Register. Bit 6 is the complement of
			the io_irda_nri signal. Bit 2 of the Modem Status Register
			indicates whether the io_irda_nri input signal has changed from
			a low to a high state since the previous reading of the Modem
			Status Register.
			Data Set Ready (DSR), which is the complement of the
			io_irda_ndsr input.
			io_irda_ndsr: Data Set Ready
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that a modem or data set is ready to
			establish the communication link with the UART. This signal is a
[5]	DSR	R	modem status input whose condition can be tested by the CPU
			reading bit 5 of the Modem Status Register. Bit 5 is the
			complement of the io_irda_ndsr signal. Bit 1 of the Modem
			Status Register indicates whether the io_irda_ndsr input has
			changed the state since the previous reading of the Modem
			Status Register.
			Clear To Send (CTS), which is the complement of the
			io_irda_ncts input.
			io_irda_ncts: Clear To Send
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that a modem or data set is ready to
			exchange data. The io_irda_ncts signal is a modem status input
[4]	CTS	R	whose conditions can be tested by the CPU reading bit 4 of the
_			Modem Status Register. Bit 4 is the complement of the
			io_irda_ncts signal. Bit 0 of the Modem Status Register
			indicates whether the io_irda_ncts input has changed the state
			since the previous reading of the Modern Status Register.
			io_irda_ncts has no effect on the transmitter.
			The delta-DCD flag. If set, it means that the io_irda_ndcd input
[3]	Delta DCD	R	has changed since the last time the microprocessor read this bit.
			io_irda_nded input.
			io_irda_ndcd: Data Carrier Detect
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that the data carrier has been detected
			by the modem or data set. This signal is a modem status input
			whose conditions can be tested by the CPU reading bit 7 of the
			Modem Status Register. Bit 7 is the complement of the
			io_irda_ndcd signal. Bit 3 of the Modem Status Register



			indicates whether the io_irda_ndcd input has changed the state since the previous reading of the Modem Status Register. io_irda_ndcd has no effect on the receiver.
[2]	Trailing edge R1	R	This bit is set when a trailing edge is detected in the io_irda_nri input pin; that is to say. When io_irda_nri changes from o to 1 io_irda_nri: Ring Indicator
			This signal is used to provide the flags and an interrupt When low, this signal indicates that a telephone ringing signal has been received by the modem or dataset. This signal is a modem
			status input whose conditions can be tested by the CPU reading bit 6 of the Modem Status Register. Bit 6 is the complement of
			the io_irda_nri signal. Bit 2 of the Modem Status Register indicates whether the io_irda_nri input signal has changed from
			a low to a high state since the previous reading of the Modem Status Register.
[1]	Delta DSR	R	If set, it means that the io_irda_ndsr input has changed since the last time the microprocessor read this bit
			io_irda_ndsr: Data Set Ready This signal is used to provide the flags and an interrupt When
			low, this signal indicates that a modem or data set is ready to
			establish the communication link with the UART. This signal is a
			modem status input whose condition can be tested by the CPU
			reading bit 5 of the Modem Status Register. Bit 5 is the complement of the io_irda_ndsr signal. Bit 1 of the Modem
			Status Register indicates whether the io_irda_ndsr input has
			changed the state since the previous reading of the Modem Status Register.
ro1	D. II. 070		If set, it means that the io_irda_ncts input has changed since the
[0]	Delta CTS	R	last time the microprocessor read this bit.
			io_irda_ncts: Clear To Send
			This signal is used to provide the flags and an interrupt When
			low, this signal indicates that a modem or data set is ready to
			exchange data. The io_irda_ncts signal is a modem status input whose conditions can be tested by the CPU reading bit 4 of the
			Modem Status Register. Bit 4 is the complement of the
			io_irda_ncts signal. Bit 0 of the Modem Status Register
			indicates whether the io_irda_ncts input has changed the state
			since the previous reading of the Modem Status Register.
			io_irda_ncts has no effect on the transmitter.

Scratch Pad Register offset:0x1C default:0x00

			This 8-bit read/write register has no effect on the operation of
[7:]	User Data	R/W	the
			Serial Port. It is intended as a scratchpad register to be used by



the progra	nmer to hold data temporarily.
------------	--------------------------------

Prescaler dot Register

offset:0x20 default:0x00

[7:5]	reserved		
[4:0]	PSRDOT	R/W	Prescaler dot Value

Feature Register

offset:0x68 default:0x00

[7:5]	reserved		
[4]	IrDA_INSIDE	R	1: uart controller contains IrDA function
			0: uart controller is a pure UART
[3:0]	FIFO_DEPTH	R	4'b0001: TX/RX FIFOs are 16-byte deep
			4'b0010: TX/RX FIFOs are 32-byte deep
			4'b0100: TX/RX FIFOs are 64-byte deep
			4'b1000: TX/RX FIFOs are 128-byte deep

8.14. PWM

CJC6811A integrates one channel PWM as APB device. The PWM output signals are based on the PWM_CLK pin and must be a minimum of 2 clock cycles wide. Various configurations can be programmed to adjust the period and the waveform of the output signals. Figure 21 shows the block diagram of PWM.




Figure 21. Block diagram of PWM

Table 11 PWM module register list (Baseaddr = 0x4001_1400)

ADDR	TYPE	NAME	BIT	DESCRIPTION	DEFAULT
0x00	R/W	CTRL	[31:6]	Reserved	0x0
			[5:0]	PRESCALE	
				Determines the frequency of the PWM module	
				clock	
				PSCLK_PWM = pwm_clk/(CTRL+1)	
0x04	R/W	DUTY	[31:11]	Reserved	0x0
			[10]	FDCYCLE	
				PWM full duty cycle	
				0=PWM_OUT0 duty cycle is determined by	

www.eshine-ic.com 52 / 91 2022.05



				DCYCLE field	
				1=PWM_OUT0 is set high and does not toggle	
			[9:0]	DCYCLE	
				PWM duty cycle	
				Duty cycle of PWM_OUT.	
0x08	R/W	PERVAL	[31:10]	Reserved	0x0
			[9:0]	PERVAL	
				PWM period control	
				The number of PSCLK_PWM cycle that	
				comprise one PWM_OUT cycle.	




Figure 22. timing diagram of PWM

8.15. Timer

Timer module is an APB device, it provides three independent sets of 32-bit sub-timers, and the first sub-timer is the default sub-timer. Each sub-timer can use either internal system clock (PCLK) or external clock (EXTCLK) to increase or decrease the counting. Two match registers are provided for each sub-timer. Whenever the value of the match registers equals to any one of the sub-timers, the timer interrupt is triggered immediately. The issuance of the timer interrupt can be decided by the register setting when an overflow occurs. CJC6811A assigns 3 interrupt for timer.

Table 12 Timer register list (BaseAddr = 0x4001_3000)

OFFSET	TYPE	WIDTH	NAME	DESCRIPTION	RESET
0x00	R/W	32	Tm1control	Timer1 control	0x
0x04	R/W	32	Tm1load	Timer1 auto reload value	0x
0x08	R/W	32	Tm1match1	Timer1 match value	0x
0x0c	R/W	32	Tm1match2	Timer1 match value	0x
0x10	R/W	32	Tm2control	Timer2 control	0x

www.eshine-ic.com 53 / 91 2022.05



0x14	R/W	32	Tm2load	Timer2 auto reload value	0x
0x18	R/W	32	Tm2match1	Timer2 match value	0x
0x1c	R/W	32	Tm2match2	Timer2 match value	0x
0x20	R/W	32	Tm3control	Timer3 control	0x
0x24	R/W	32	Tm3load	Timer3 auto reload value	0x
0x28	R/W	32	Tm3match1	Timer3 match value	0x
0x2c	R/W	32	Tm3match2	Timer3 match value	0x
0x30	R/W	12	Tmcr	Timer1,Timer2,Timer3	0x0
				control register	
0x34	R/W	9	Intrstate	Interrupt State of timer	0x0
0x38	R/W	9	Intrmask	Interrupt Mask of timer	0x0
0x3c	R	32	Tmrevision	Timer revision number	0x

Tm1Counter, Tm2Counter,

Tm3Counter offset:0x00/0x10/0x20 default:0x0000_0000

	[31:0]	TM Counter	R/W	the counter registers of Timer1, Timer2, and Timer3
--	--------	------------	-----	---

 $Tm1Load, Tm2Load, Tm3Load \qquad offset: 0x04/0x14/0x24 \quad default: 0x0000_0000$

•	*		-
			Tm1Load, Tm2Load, and Tm3Load are the auto-reload
[31:0]	TM load	R/W	registers
			for Timer1, Timer2, and Timer3, respectively.

Tm1Match1, Tm2Match1,

Tm3Match1 offset:0x08/0x18/0x28 default:0x0000_0000

			Tm1Match1, Tm2Match1, and Tm3Match1 are the match
[31:0]	TmMatch1	R/W	registers of Timer1, Timer2, and
			Timer3, respectively. When the values of counter(1 ~ 3) equal
			the value of Tm(1 ~ 3)Match1 and
			the Tm(1 ~ 3)Enable bit is set, then the tm(1 ~ 3)_intr will be
			triggered.

Tm1Match2, Tm2Match2,

Tm3Match2 offset:0x0C/0x1C/0c2C default:0x0000_0000

			-
			Tm1Match2, Tm2Match2, and Tm3Match2 are the match
[31:0]	TmMatch2	R/W	registers of Timer1, Timer2, and
			Timer3, respectively. When the values of counter(1 ~ 3) equal
			the value of Tm(1 ~ 3)Match2 and
			the Tm(1 ~ 3)Enable bit is set, then the tm(1 ~ 3)_intr will be
			triggered.

TmCR offset:0x30 default:0x000

[11]	Tm3UpDown	R/W	Timer3 up or down count	0: Down count	1: Up count	



[10]	Tm2UpDown	R/W	Timer2 up or down count 0: Down count 1: Up count
[9]	Tm1UpDown	R/W	Timer1 up or down count 0: Down count 1: Up count
[8]	Tm3OFEnable	R/W	Timer3 overflow interrupt enable bit 0: Disable 1: Enable
[7]	Tm3Clock	R/W	Timer3 clock source 0: PCLK 1: EXT3CLK
[6]	Tm3Enable	R/W	Timer3 enable bit 0: Disable 1: Enable
[5]	Tm2OFEnable	R/W	Timer2 overflow interrupt enable bit 0: Disable 1: Enable
[4]	Tm2Clock	R/W	Timer2 clock source 0: PCLK 1: EXT3CLK
[3]	Tm2Enable	R/W	Timer2 enable bit 0: Disable 1: Enable
[2]	Tm10FEnable	R/W	Timer1 overflow interrupt enable bit 0: Disable 1: Enable
[1]	Tm1Clock	R/W	Timer1 clock source 0: PCLK 1: EXT3CLK
[0]	Tm1Enable	R/W	Timer1 enable bit 0: Disable 1: Enable

IntrState offset:0x34 default:0x000

[8]	Tm3Overflow	R/W	Tm3Overflow interrupt 0: No effect 1: Tmr3 counter overflow
[7]	Tm3Match2	R/W	Tm3Match2 interrupt 0: No effect 1: Tmr3 counter value
[7]	Tinowatchz	FK/VV	equals to the value in theTm3Match2 register.
[6]	Tm3Match1	R/W	Tm3Match1 interrupt 0: No effect 1: Tmr3 counter value
[O]	TITISWIALCITT	FX/VV	equals to the value in theTm3Match1 register.
[5]	Tm2Overflow	R/W	Tm2Overflow interrupt 0: No effect 1: Tmr2 counter overflow
[4]	Tm2Match2	R/W	Tm2Match2 interrupt 0: No effect 1: Tmr2 counter value
[4]	TITIZIVIALCITZ	FX/ V V	equals to the value in theTm3Match2 register.
[3]	Tm2Match1	R/W	Tm2Match1 interrupt 0: No effect 1: Tmr2 counter value
[0]	TITIZIVIALCITI	17/ / /	equals to the value in theTm3Match1 register.
[2]	Tm3Overflow	R/W	Tm1Overflow interrupt 0: No effect 1: Tmr1 counter overflow
[1]	Tm3Match2	R/W	Tm1Match2 interrupt 0: No effect 1: Tmr1 counter value
נין	TITIOWALGIZ	LZ/ A A	equals to the value in theTm3Match2 register.
[0]	Tm3Match1	R/W	Tm1Match1 interrupt 0: No effect 1: Tmr1 counter value
[U]	TITIOWALGIT	LZ/ A.A.	equals to the value in theTm3Match1 register.

IntrMask offset:0x38 default:0x000

101	MTm3Overflow	R/W	Mask Tm3Overflow interrupt 0: No effect 1: Tmr3Overflow
[8]	Wiffisoverilow	F/VV	in IntrState will be masked.
[7]	MTm3Match2	R/W	Mask Tm3Match2 interrupt 0: No effect 1: Tmr3Match2 in
[7]	WITHSWARCHZ	F/VV	IntrState will be masked.
[6]	MTm3Match1	R/W	Mask Tm3Match1 interrupt 0: No effect 1: Tmr3Match1 in
[6]	IVITIISIVIAICITI	Ft/VV	IntrState will be masked.



(E)	MTm2Overflow	DAA	Mask Tm2Overflow interrupt 0: No effect 1: Tmr2Overflow
[5]	WiTm2Overnow	R/W	in IntrState will be masked.
[4]	MTm2Match2	R/W	Mask Tm2Match2 interrupt 0: No effect 1: Tmr2Match2 in
[4]	IVITITIZIVIATORIZ	FX/ V V	IntrState will be masked.
[3]	MTm2Match1	R/W	Mask Tm2Match1 interrupt 0: No effect 1: Tmr2Match1 in
[3]	IVITITIZIVIALCITT	17/ / /	IntrState will be masked.
[2]	MTm1Overflow	R/W	Mask Tm1Overflow interrupt 0: No effect 1: Tmr1Overflow
[2]	Willingvernow	17/ / /	in IntrState will be masked.
			Mask Tm1Match2 interrupt 0: No effect 1: Tmr1Match2 in
[1]	MTm1Match2	R/W	IntrState will be masked.
			Mask Tm1Match1 interrupt 0: No effect 1: Tmr1Match1 in
[0]	MTm1Match1	R/W	IntrState will be masked.

Tı	mRevision		offset:0	x3C default:0x000
	[31:0]	Tm Revision	R	The revision number of ATFTMR010
Tı	mRevision		offset:0	x40 default:0x000
	[31:8]	reserved		
	[7:0]	Tm1Prescaler	R/W	initialized number of the down counter Tm1counter_pre
Tı	m2Prescaler		offset:0	x44 default:0x000
	[31:8]	reserved		
	[31:8] [7:0]	reserved Tm2Prescaler	R/W	initialized number of the down counter Tm2counter_pre
Tı				initialized number of the down counter Tm2counter_pre
Tı	[7:0]			

8.16. Watchdog

Watchdog module is an APB bus device. It is used to prevent the system from the infinite loop if the software gets trapped in the deadlock. In the normal operation, the user restarts the WDT at the regular intervals before the counter counts down to 0. If the counter does reach 0, the WDT generates one or a combination of the signals, system reset, system interrupt, or external interrupt to reset the system, interrupt the system, or interrupt an external device correspondingly.

Table 13 Watchdog module register list (BaseAddr = 0x4001_4800)



OFFSET	TYPE	WIDTH	NAME	DESCRIPTION	RESET
					VALUE
0x00	R	32	WdControl	The WatchDog timer counter register	0x3EF1480
0x04	R/W	16	WdLosd	The WatchDog timer auto reload register	0x3EF1480
				The auto_reload register is set to	
				0x3EF1480	
				as the default.	
0x08	W	16	WdRestart	The WatchDog timer counter register	0x0000
				If writing oX5AB9 to this register,the The	
				WatchDog timer will automatically reload	
				the Wdload to Wdcounter and restart the	
				counting.	
0x0c	R/W	5	WdCR	The WatchDog timer counter register	0x0
0x10	R	1	WdStatus	The WatchDog timer status register	0x0
				This bit is set when the counter reaches	
				0.	
				0:Does not reach 0.	
0x14	W	1	WdClear	The WatchDog timer is cleraed 0	
				Writing 1 or 0 to this register will clear the	
				WdStatus.	
0x18	R/W	8	WdIntrlen	The WatchDog timer interrupt length 0xEF	
				This register controls the length of wd_st,	
				wd_intr,and wd_ext.the default value is	
				0XFF	
0x1c	R	32	WdRevisio	The revition number of ATFWDT010	0x
			n		

WdCounter offset:0x00 default:0x3EF1480

			The WdCounter contains the current counter value. When
[31:0]	WdCounter	R	reset, the WdCounter
			register is set to 0x3EF1480. After the programmer writes
			0x5AB9 to the WdRestart,
			the value of the WdLoad will be loaded into the
			WdCounter. The WdCounter starts to
			decrease once the WdCR[0], the WatchDog timer enable
			bit, is set. If the WatchDog
			timer is disabled, the WdCounter will hold the value. If the
			WdCR [4] is set, the
			register is driven by an external clock, and the WdCounter
			will decrease in the EXTCLK frequency. This register is
			read only.

WdLoad		offset:0x04	default:0x3EF1480	
	[31:0]	WdLoad	R/W	The WdLoad contains the value which will be loaded into



			the WdCounter. When reset
			or restarted, the value of the WdLoad will be automatically
			loaded into the
			WdCounter register. The reset value of the WdLoad is
			0x3EF1480.
WdRestart		offset:0x08	default:0x0000
			The WdRestart is used to avoid the unexpected counting.
[15:0]	WdRestart	W	If the programmer writes
			0x5AB9 to this register, the WatchDog timer counter will
			load the WdLoad into the
			WdCounter register and the WatchDog timer counter will
			restart to decrease. After
			finishing the write cycle, the WdRestart will automatically
			be reset to 0.
WdCR		offset:0x0C	default:0x00
			The WatchDog timer clock source bit 0: PCLK 1:
[4]	WdClock	R/W	EXTCLK
			The WatchDog timer external signal enable bit 0:
[3]	WdExt	R/W	Disable 1: Enable
ro1		D.044	The WatchDog timer system interrupt enable bit 0:
[2]	WdIntr	R/W	Disable 1: Enable
F43	W ID 1	DAM	The WatchDog timer system reset enable bit 0: Disable
[1]	WdRst	R/W	1: Enable
[0]	WdEnable	R/W	The WatchDog timer enable bit 0: Disable 1: Enable
[0]	WdStatus	R	The WdStatus register records if the WatchDog timer
[0]	WuStatus	, N	reaches 0 or not. It is read only.
WdClear		offset:0x14	default:0x00
Vacioai		- CHOOLOX11	When writing 1 to this register, the WdStatus will be
[0]	WdClear	W	cleared.
WdIntrlen		offset:0x18	default:0xFF
			The WdIntrlen register decides the duration of the
[7:0]	WdIntrlen	R/W	assertion of wd_rst, wd_intr,
			and wd_ext signals. The default value is 0xFF, which
			means that the default
			assertion duration of wd_rst, wd_intr, and wd_ext is 256
			clock cycles.
WdPavision		offset:0v1C	default:0v0000 0000
WdRevision	MdPaviaiaa	offset:0x1C	default:0x0000_0000 The revision number of ATFWDT010
[31:0]	WdRevision	K	THE TEVISION NUMBER OF ATTIVIDION



8.17. SPI

CJC6811A integrates 1 SPI interfaces. SPI is a kind of synchronous serial port interface that allows the host processor to serve as a master or a slave. It can connect to various devices by using serial protocol. It supports several kind of synchronous serial port such as the Synchronous Serial Port (SSP) from Texas Instruments, the Serial Peripheral Interface (SPI) from Motorola, MICROWIRE from National Semiconductor, I2S from Philips, AC-link from Intel, and. And the serial data formats may range from 4 bits to 32 bits in length.

SPI module interface inlcude AHB bus interface, SPI external interface, TX/RX FIFO signal and interrupt signal.

Table 14 SPI module register list (BaseAddr = 0x1000_0000)

OFFSET	TYPE	WIDTH	NAME	DESCRIPTION	RESET
+0x00	R/W	32	Apb setting register	Apb setting register	0x0002_0004
+0x04	W	32	Pio register	Pio register	0x0000_0004
+0x04	R	32	Pio register	Pio register	0x0000_0004
+0x08	R/W	32	Control register	Control register	0x0000_0000
+0x0c	R/W	32	Spi status register	Spi status register	0x0000_0000
+0x10	R/W	32	Interupt ctrl register	Interupt ctrl register	0x0000_0000
+0x14	R/W	32	Interupt status register	Interupt status register	0x0000_0000
+0x18	R/W	32	Transmit ctrl register	Transmit ctrl register	0x0000_0000
+0x1c	R/W	32	transmit data register	transmit data register	x0000_0000
+0x20	R/W	32	Ahb setting register	Ahb setting register	0x0002_0001
+0x38	R/W	32	Fifo information register	Fifo information register	0x0000_0101

Apb setting register

offset:0x00 default:0x0002 0004

[31:27]	reserved		
[26]	master	R/W	0:spi master 1:spi slave
[25:24]	spi_mode	R/W	cpol/cpha: 0/0, 0/1, 1/0, 1/1
[23:20]	reserved		
[19:16]	cs period		Time between each transmitting(cs high), for spi
[13.10]	63_pcn0d	R/W	master mode
[15:8]	clk_baud2	R/W	clk divide vector 2
[7.0]	alla la accald		clk divide vector 1, Fsclk=
[7:0]	clk_baud1	R/W	Fhclk/(2*(clk_baud2*clk_baud1 + clk_baud1))

Proregister

offset:0x08 default:0x0000_0000

[31:23]	reserved		
[22:18]	txf_threshold	R/W	spi tx fifo int trigering threshold
[17:15]	reserved		



[14:10]	rxf_threshold	R/W	spi rx fifo int trigering threshold
[9:3]	reserved		
[2]	txf_clear	W	spi tx fifo pointer clear

Control register

offset:0x08 default:0x0000_0000

Control register		Ullact.UX	.00 deladit.0x0000_0000
[31:23]	reserved		
[22:18]	txf_threshold	R/W	spi tx fifo int trigering threshold
[17:15]	reserved		
[14:10]	rxf_threshold	R/W	spi rx fifo int trigering threshold
[9:3]	reserved		
[2]	txf_clear	W	spi tx fifo pointer clear
[1]	rxf_clear	W	spi rx fifo pointer clear
[0]	spi_reset	W	spi software reset
[31:23]	reserved		
[22:18]	txf_ventrs	R	valid number of words to be transmited in tx fifo
[17]	txf_full	R	tx fifo full
[16]	txf_empty	R	tx fifo empty
[15]	reserved		
[14:10]	rxf_ventrs	R	valid number of words have been recived in rx fifo
[9]	rxf_full	R	rx fifo full
[8]	rxf_empty	R	rx fifo empty
[7:1]	reserved		
[0]	spi_busy	R	spi busy flag
[9] [8] [7:1]	rxf_full rxf_empty reserved	R R	rx fifo full rx fifo empty

Interupt ctrl register

offset:0x10 default:0x0000_0000

[31:6]	reserved		
[5]	spi_conf_int_en	R/W	1:spi conflict interupt enable
[4]	spi_trans_end_int_en	R/W	1:spi transmitting end interupt enable
[2]	ani tyf throa int an		1:spi tx fifo threshold interupt enable , txf_ventrs <=
[3]	spi_txf_thres_int_en	R/W	txf_threshold
[2]	ani mat shana inst an		1:spi rx fifo threshold interupt enable , rxf_ventrs >=
[2]	spi_rxf_thres_int_en	R/W	rxf_threshold
[1]	spi_txf_under_run_int_en	R/W	1:spi tx fifo under run interupt enable
[0]	spi_rxf_over_run_int_en	R/W	1:spi rx fifo over run interupt enable

Interupt status register

offset:0x14 default:0x0000_0000

	-		
[31:6]	reserved		
[6]			Read: spi conflict interupt status , Write 1 to clear
[5]	spi_conf_int_r	R/W	this bit
[4]	[4]	R/W	Read: spi transmitting end interupt status, Write 1 to
[4]	spi_trans_end_int_r	FC/ V V	clear this bit
[2]	[2] tyf three int r	R/W	Read: spi tx fifo threshold interupt status, Write 1 to
[3]	txf_thres_int_r	FX/VV	clear this bit



[2]	rxf_thres_int_r	R/W	Read: spi rx fifo threshold interupt status, Write 1
			to clear this bit
[41]	txf_under_run_int_r	R/W	Read: spi tx fifo under run interupt status, Write 1 to
[1]			clear this bit
[0]	rxf_over_run_int_r	R/W	Read: spi rx fifo over run interupt status, Write 1 to
			clear this bit

[31]	spi_enable	R/W	1: spi enable
[20:20]	trana mada	R/W	000: SPI_APB_IDEL; 001: SPI_APB_W_ONLY;
[30:28]	trans_mode	FC/VV	010: SPI_APB_R_ONLY; 011: SPI_APB_R_A_W
			100: SPI_APB_DUMMY; 101: SPI_APB_END1;
			110: SPI_APB_END2
			111: SPI_APB_END3
[27:26]	reserved		
[25:16]	txf_data_byt_num	R/W	trans length of one transmitting
[15]	reserved		
[14:12]	dummy_data_byt_num	R/W	dummy trans length of one transmitting
[11:10]	reserved		
[9:0]	rxf_data_byt_num		recive length of one transmitting

transmit data register offset:0x1C default:0x0000_0000

[31:0]	txf_data	W	tx fifo data writing window

transmit data register

offset:0x1C de	efault:0x0000_0000
----------------	--------------------

Ahb setting register

offset:0x20 default:0x0002_0001

[31:26]	reserved		
[25:24]	spi_mode	R/W	cpol/cpha: 0/0, 0/1, 1/0, 1/1
[23:20]	reserved		
			Time between each transmitting(cs high), for spi
[19:16]	cs_period	R/W	master mode
[15:8]	clk_baud2	R/W	clk divide vector 2
			clk divide vector 1, Fsclk=
[7:0]	clk_baud1	R/W	Fhclk/(2*(clk_baud2*clk_baud1 + clk_baud1))

Fifo information register

offset:0x38 default:0x0000_0101

[31:10]	reserved		
[9:8]	txf_depth_info	R	tx fifo depth
[7:2]	reserved		
[1:0]	rxf_depth_info	R	rx fifo depth



8.18. USB controller

USB controller is an AHB device, the main function is to implement the data transfer between CJC6811A system and external USB master device or USB slave device.

USB controller module support USB OTG, it can work as a host to access the external USB device, it also can work as USB device being accessed by external USB master such as PC.

USB controller is compliant with USB specification revision 2.0, it is Compliant with On-The-Go supplement to USB 2.0 specification revision 1.0,it Supports UTMI+ level 2 compliant transceiver and compliant with EHCI(Enhanced Host Controller Interface Specification for USB) 1.0,it support OTG SRP(OTG Session Request Protocol) and HNP(OTG Host Negotiation Protocol) .it Supports point-to-point communications with one HS/FS/LS device, endpoint in this module is can be hardware configured as HS/FS device. Both host and device support isochronous, interrupt, control, bulk transfers. it support DMA access to internal FIFO, and support suspend mode, remote wake-up and resume. USB controller is mainly composed of a UTM synchronization, packet encode/decode, RAM controller endpoint control and CPU interface, as shown in Figure 23.




Figure 23. USB controller module block diagram

The MUSBHDRC register map is split into the following sections:

Common USB registers (00h–0Fh) – These registers provide control and status for the complete core.

Endpoint Control/Status registers (10h–1Fh, indexed) – These registers provide control and status for the endpoints. The registers mapped into this section depend on whether the core is in Peripheral mode (DevCtl.D2=0) or in Host mode (DevCtl.D2=1) and on the

www.eshine-ic.com 62 / 91 2022.05



value of the Index register. FIFOs (20h–5Fh) – This address range provides access to the endpoint FIFOs.

Additional Control and Configuration registers (60h–7Fh) – These registers provide additional device status and control.

Non-Indexed Endpoint Control/Status registers (100h and above) – The registers available at 10h–1Fh, accessible independently of the setting of the Index register. 100h–10Fh EP0 registers; 110h–11Fh EP1 registers; 120h–12Fh EP2; et seq.

DMA Control Registers (200h and above) – These registers only appear if the design is synthesized to include optional DMA controller.

RqPktCount Registers (302h - 31Eh) - These registers are used in Host mode in conjunction with AutoReq.

The resulting Memory Map is illustrated in the diagram on the following page.




Figure 24 USB memory map

www.eshine-ic.com 63 / 91 2022.05



Table 15 USB register list(BaseAddr=0x4000_2000)

USB driver	USB driver controller REGISTER MAP: Common USB registers					
ADDR	NAME	TYPE	DESCRIPTION	DEFAULT		
00	FAddr	-	Function address register	8'h00		
01	Power	-	Power management register	8'h20		
02,03	IntrTx	-	Interrupt register for endpoint 0 plus Tx Endpoints 1	16'h0000		
			to 15			
04,05	IntrRx	-	Interrupt register for Rx Endpoints 1 to 15	16'h0000		
06,07	IntrTxE	-	Interrupt enable register for IntrTx	16'hFFFF		
08,09	IntrRxE	-	Interrupt enable register for IntrRx	16'hFFFE		
0A	IntrUSB	-	Interrupt register for common USB interrupts	8'h00		
0B	IntrUSBE	-	Interrupt enable register for IntrUSB	8'h06		
0C,0D	Frame	-	Frame number	16'h0000		
0E	Index	-	Index register for selecting the endpoint status and	4'b0000		
			control registers			
0F	Testmode	-	Enables the USB 2.0 test modes	8'h00		
10,11	TxMaxP	_	Maximum packet size for peripheral Tx endpoint.	16'h0000		
			(Index register set to select Endpoints 1 – 15 only)			
12,13	CSR0	-	Control Status register for Endpoint 0. (Index	8'h00		
			register set to select Endpoint 0)			
	Tx CSR		Control Status register for peripheral Tx endpoint.			
			(Index register set to select Endpoints 1 – 15)			
14,15	RxMaxP	-	Maximum packet size for peripheral Rx endpoint.	16'h0000		
			(Index register set to select Endpoints 1 – 15 only)			
16,17	RxCSR	-	Control Status register for peripheral Rx endpoint.	16'h0000		
			(Index register set to select Endpoints 1 – 15)			
18,19	Count0	-	Control Status register for Endpoint 0. (Index	7'b0000000		
			register set to select Endpoint 0)			
	RxCount		Control Status register for peripheral Tx endpoint.			
			(Index register set to select Endpoints 1 – 15)			
1A,1B	-	-	Reserved. Value returned affected by use in Host			
			mode			
1C,1E	-	-	Unused, always return 0			
1F	ConfigData	-	Returns details of core configuration. (Index register			
			set to select Endpoint 0.)			
	FIFOSize		Returns the configured size of the selected Rx FIFO			
			and Tx FIFOs (Endpoints 1 – 15 only).			
10,11	TxMaxP	-	Maximum packet size for host Tx endpoint. (Index	16'h0000		
			register set to select Endpoints 1 – 15 only)			
12,13	CSR0	-	Control Status register for Endpoint 0. (Index	16'h0000		
			register set to select Endpoint 0)			



	T				
	Tx CSR	-	Control Status register for host Tx endpoint. (Index		16'h0000
			register set to select Endpoints 1		
14,15	RxMaxP	-	Maximum packet size for host R	x endpoint. (Index	16'h0000
			register set to select Endpoints 1		
16,17	RxCSR	-	Control Status register for host F	16'h0000	
			register set to select Endpoints 1	– 15)	
18,19	Count0	-	Number of received bytes in	13'b0000000000	
			(Index register set to select Endp	000	
	RxCount		Number of bytes in host Rx end	point FIFO. (Index	
			register set to select Endpoints 1	– 15)	
1A	ТхТуре	ı	Sets the transaction protoco	l and peripheral	8'h00
			endpoint number for the host T	x endpoint. (Index	
			register set to select Endpoints 1	– 15 only)	
1B	NAKLimit0	-	Sets the NAK response timeor	ut on endpoint 0.	8'b00000000
			(Index register set to select Endp	oint 0)	
	TxInterval		Sets the polling interval for	or Interrupt/ISOC	
			transactions or the NAK respons	se timeout on Bulk	
			transactions for host Tx endpoint.	(Index register set	
			to select Endpoints 1 – 15 only)		
1C	RxType	-	Sets the transaction protoco	l and peripheral	8'h00
			endpoint number for the host R	x endpoint. (Index	
			register set to select Endpoints 1	– 15 only)	
1D	RxInterval		Sets the polling interval for	or Interrupt/ISOC	8'b00000000
			transactions or the NAK respons	se timeout on Bulk	
			transactions for host Rx endpoi		
			set to select Endpoints 1 – 15 onl		
1E	-	-	Unused, always return 0		
1F	ConfigData	-	Returns details of core configuration. (Index register		
			set to select Endpoint 0).		
	FIFOSize		Returns the configured size of the	selected Rx FIFO	
			and Tx FIFOs (Endpoints 1 – 15 o	only).	
USB drive	r controller REGIS	TER MAI	• • •		
20-5F	FIFOx	-	FIFOs for endpoints 0-15		
60	DevCtl	-	OTG device control register		8'h80
61	-	-	Unused		
62	TxFIFOsz	-	Tx Endpoint FIFO Only use	ed if Dynamic FIFO	
				ption is selected	
63	RxFIFOsz	-		e return 0.	
			size		
64,65	TxFIFOadd	_	Tx Endpoint FIFO		
,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,			address		
66,67	RxFIFOadd	-	Rx Endpoint FIFO		
30,07			address		
68-6B	VControl/VStatu	-	UTMI+PHY Vendor registers(unu	sed)	
00-00	v Cornion v Statu	_	O TIVILLI I VOLIGOI LEGISTEIS (UITU	JCu)	



	S			
6C,6D	HWVers	-	Hardware Version number register	
6E,6F	-	-	Unused	
70-77	-	-	ULPI Registers, only implemented where ULPI Link	
			Wrapper is used.	
78	EPInfo	-	Information about numbers of Tx and Rx endpoints.	
79	RAMInfo	-	Information about the width of the RAM and the	
			number of DMA channels.	
7A	LinkInfo	-	Information about delays to be applied 8'h5C	
7B	VPLen	-	Duration of the VBus pulsing charge 8'h3C	
7C	HS_EOF1	-	Time buffer available on High-Speed transactions 8'h80	
7D	FS_EOF1	-	Time buffer available on Full-Speed transactions 8'h77	
7E	LS_EOF1	-	Time buffer available on Low-Speed transactions 8'h72	
7F	-	-	Unused	
USB driver controller REGISTER MAP: RqPktCount Registers (302h – 31Eh)				
300+2*n	RqPktCount	-	Number of requested packets for receive endpoint n 16'h0000	
			(endpoints 1-15 only)	

FADDR

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	-	r	-	Unused, always returns 0.
[6:0]	Func Addr	rw	r	The function address.

POWER

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	ISO Update	rw	r	When set by the CPU, the MUSBHDRC will wait for an
				SOF token from the time TxPktRdy is set before sending
				the packet. If an IN token is received before an SOF
				token, then a zero length data packet will be sent.
[6]	Soft Conn	rw	r	If Soft Connect/Disconnect feature is enabled, then the
				USB D+/D- lines are enabled when this bit is set by the
				CPU and tri-stated when this bit is cleared by the CPU.
[5]	HS Enab	rw	r	When set by the CPU, the MUSBHDRC will negotiate
				for High-speed mode when the device is reset by the
				hub. If not set, the device will only operate in Full-speed
				mode.
[4]	HS Mode	r	rw	When set, this read-only bit indicates High-speed mode
				successfully negotiated during USB reset.
				In Peripheral Mode, becomes valid when USB reset
				completes (as indicated by USB reset interrupt).
				In Host Mode, becomes valid when Reset bit is cleared.
				Remains valid for the duration of the session.
[3]	Reset	r	rw	This bit is set when Reset signaling is present on the



				bus.
[2]	Resume	rw	r	Set by the CPU to generate Resume signaling when the
				function is in Suspend mode. The CPU should clear this
				bit after 10 ms (a maximum of 15 ms) to end Resume
				signaling. In Host mode, this bit is also automatically set
				when Resume signaling from the target is detected
				while the MUSBHDRC is suspended.
[1]	Suspend	r	rw	In Host mode, this bit is set by the CPU to enter
	Mode			Suspend mode. In Peripheral mode, this bit is set on
				entry
				into Suspend mode. It is cleared when the CPU reads
				the interrupt register, or sets the Resume bit above.
[0]	Enable	rw	r	Set by the CPU to enable the SUSPENDM signal.
	SuspendM			

INTRTX

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15]	EP15 Tx	r	set	Tx Endpoint 15 interrupt
[14]	EP14 Tx	r	set	Tx Endpoint 14 interrupt
[13]	EP13 Tx	r	set	Tx Endpoint 13 interrupt
[12]	EP12 Tx	r	set	Tx Endpoint 12 interrupt
[11]	EP11 Tx	r	set	Tx Endpoint 11 interrupt
[10]	EP10 Tx	r	set	Tx Endpoint 10 interrupt
[9]	EP9 Tx	r	set	Tx Endpoint 9 interrupt
[8]	EP8 Tx	r	set	Tx Endpoint 8 interrupt
[7]	EP7 Tx	r	set	Tx Endpoint 7 interrupt
[6]	EP6 Tx	r	set	Tx Endpoint 6 interrupt
[5]	EP5 Tx	r	set	Tx Endpoint 5 interrupt
[4]	EP4 Tx	r	set	Tx Endpoint 4 interrupt
[3]	EP3 Tx	r	set	Tx Endpoint 3 interrupt
[2]	EP2 Tx	r	set	Tx Endpoint 2 interrupt
[1]	EP1 Tx	r	set	Tx Endpoint 1 interrupt
[0]	EP0 Tx	r	set	Tx Endpoint 0 interrupt

INTRRX

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15]	EP15 Rx	r	set	Rx Endpoint 15 interrupt
[14]	EP14 Rx	r	set	Rx Endpoint 14 interrupt
[13]	EP13 Rx	r	set	Rx Endpoint 13 interrupt
[12]	EP12 Rx	r	set	Rx Endpoint 12 interrupt
[11]	EP11 Rx	r	set	Rx Endpoint 11 interrupt
[10]	EP10 Rx	r	set	Rx Endpoint 10 interrupt
[9]	EP9 Rx	r	set	Rx Endpoint 9 interrupt



[8]	EP8 Rx	r	set	Rx Endpoint 8 interrupt
[7]	EP7 Rx	r	set	Rx Endpoint 7 interrupt
[6]	EP6 Rx	r	set	Rx Endpoint 6 interrupt
[5]	EP5 Rx	r	set	Rx Endpoint 5 interrupt
[4]	EP4 Rx	r	set	Rx Endpoint 4 interrupt
[3]	EP3 Rx	r	set	Rx Endpoint 3 interrupt
[2]	EP2 Rx	r	set	Rx Endpoint 2 interrupt
[1]	EP1 Rx	r	set	Rx Endpoint 1 interrupt
[0]	_			Unused, always returns 0

INTRTXE

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15]	EP15 Tx en	rw	r	Tx Endpoint 15 interrupt enable bits
[14]	EP14 Tx en	rw	r	Tx Endpoint 14 interrupt enable bits
[13]	EP13 Tx en	rw	r	Tx Endpoint 13 interrupt enable bits
[12]	EP12 Tx en	rw	r	Tx Endpoint 12 interrupt enable bits
[11]	EP11 Tx en	rw	r	Tx Endpoint 11 interrupt enable bits
[10]	EP10 Tx en	rw	r	Tx Endpoint 10 interrupt enable bits
[9]	EP9 Tx en	rw	r	Tx Endpoint 9 interrupt enable bits
[8]	EP8 Tx en	rw	r	Tx Endpoint 8 interrupt enable bits
[7]	EP7 Tx en	rw	r	Tx Endpoint 7 interrupt enable bits
[6]	EP6 Tx en	rw	r	Tx Endpoint 6 interrupt enable bits
[5]	EP5 Tx en	rw	r	Tx Endpoint 5 interrupt enable bits
[4]	EP4 Tx en	rw	r	Tx Endpoint 4 interrupt enable bits
[3]	EP3 Tx en	rw	r	Tx Endpoint 3 interrupt enable bits
[2]	EP2 Tx en	rw	r	Tx Endpoint 2 interrupt enable bits
[1]	EP1 Tx en	rw	r	Tx Endpoint 1 interrupt enable bits
[0]	EP0 Tx en	rw	r	Tx Endpoint 0 interrupt enable bits

INTRRXE

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15]	EP15 Rx en	rw	r	Rx Endpoint 15 interrupt enable bits
[14]	EP14 Rx en	rw	r	Rx Endpoint 14 interrupt enable bits
[13]	EP13 Rx en	rw	r	Rx Endpoint 13 interrupt enable bits
[12]	EP12 Rx en	rw	r	Rx Endpoint 12 interrupt enable bits
[11]	EP11 Rx en	rw	r	Rx Endpoint 11 interrupt enable bits
[10]	EP10 Rx en	rw	r	Rx Endpoint 10 interrupt enable bits
[9]	EP9 Rx en	rw	r	Rx Endpoint 9 interrupt enable bits
[8]	EP8 Rx en	rw	r	Rx Endpoint 8 interrupt enable bits
[7]	EP7 Rx en	rw	r	Rx Endpoint 7 interrupt enable bits
[6]	EP6 Rx en	rw	r	Rx Endpoint 6 interrupt enable bits
[5]	EP5 Rx en	rw	r	Rx Endpoint 5 interrupt enable bits
[4]	EP4 Rx en	rw	r	Rx Endpoint 4 interrupt enable bits



[3]	EP3 Rx en	rw	r	Rx Endpoint 3 interrupt enable bits
[2]	EP2 Rx en	rw	r	Rx Endpoint 2 interrupt enable bits
[1]	EP1 Rx en	rw	r	Rx Endpoint 1 interrupt enable bits
[0]	_			Unused, always returns 0

INTRUSB

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	VBus Error	r	set	Set when VBus drops below the VBus Valid threshold
				during a session. Only valid when
				MUSBHDRC is 'A' device.
[6]	Sess Req	r	set	Set when Session Request signaling has been
				detected. Only valid when MUSBHDRC is 'A' device.
[5]	Discon	r	set	Set in Host mode when a device disconnect is detected.
				Set in Peripheral mode when a session
				ends. Valid at all transaction speeds.
[4]	Conn	r	set	Set when a device connection is detected. Only valid in
				Host mode. Valid at all transaction speeds.
[3]	SOF	r	set	Set when a new frame starts.
[2]	Reset	r	set	Set in Peripheral mode when Reset signaling is
				detected on the bus.
	Babble	r	set	Set in Host mode when babble is detected. Note: Only
				active after first SOF has been sent.
[1]	Resume	r	set	Set when Resume signaling is detected on the bus while
				the MUSBHDRC is in Suspend mode.
[0]	Suspend	r	set	Set when Suspend signaling is detected on the bus.
				Only valid in Peripheral mode.

INTRUSBE

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	VBus Error	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
	en			
[6]	Sess Req en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[5]	Discon en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[4]	Conn en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[3]	SOF en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[2]	Reset en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
	Babble en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[1]	Resume en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.
[0]	Suspend en	r	set	interrupt enable bits for each of the interrupts in IntrUSB.



BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15:11]		r	w	[15:11]='b00000
[10:0]		r	w	holds the last received frame number

INDEX

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[3:0]		rw	r	4-bit register that determines which endpoint
				control/status registers are accessed at addresses 10h
				to 19h.

TESTMODE

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	Force_Host	rw	r	The CPU sets this bit to instruct the core to enter Host
				mode when the Session bit is set, regardless of whether
				it is connected to any peripheral. The state of the CID
				input, HostDisconnect and LineState signals are
				ignored. The core will then remain in Host mode until the
				Session bit is cleared, even if a device is disconnected,
				and if the Force_Host bit remains set, will re-enter Host
				mode the next time the Session bit is set. While in this
				mode, the status of the HOSTDISCON signal from the
				PHY may be read from bit 7 of the DevCtl register.
				The operating speed is determined from the Force_HS
				and Force_FS bits as follows:
				Force_H S Force_FS Operating Speed
				0 0 Low Speed
				0 1 Full Speed
				1 0 High Speed
				1 1 Undefined
[6]	FIFO_Access	set	r	The CPU sets this bit to transfer the packet in the
				Endpoint 0 Tx FIFO to the Endpoint 0 Rx FIFO. It is
				cleared automatically.
[5]	Force_FS	rw	r	The CPU sets this bit either in conjunction with bit 7
				above or to force the MUSBHDRC into Full speed mode
				when it receives a USB reset.
[4]	Force_HS	rw	r	The CPU sets this bit either in conjunction with bit 7
				above or to force the MUSBHDRC into High speed
				mode when it receives a USB reset.
[3]	Test_Packet	rw	r	(High-speed mode) The CPU sets this bit to enter the
				Test_Packet test mode. In this mode, the MUSBHDRC
				repetitively transmits on the bus a 53-byte test packet
[2]	Test_K	rw	r	(High-speed mode) The CPU sets this bit to enter the
				Test_K test mode. In this mode, the MUSBHDRC
				transmits a continuous K on the bus.



[1]	Test_J	rw	r	(High-speed mode) The CPU sets this bit to enter the
				Test_J test mode. In this mode, the MUSBHDRC
				transmits a continuous J on the bus.
[0]	Test_SE0_N	r	r	(High-speed mode) The CPU sets this bit to enter the
	AK			Test_SE0_NAK test mode. In this mode, the
				MUSBHDRC remains in High-speed mode but responds
				to any valid IN token with a NAK.

DEVCTL

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7]	B-Device	r	rw	This Read-only bit indicates whether the MUSBHDRC is
				operating as the 'A' device or the 'B' device. 0 ⇒ 'A'
				device; 1 ⇒ 'B' device. Only valid while a session is in
				progress.
[6]	FSDev	r	rw	This Read-only bit is set when a full-speed or
				high-speed device has been detected being connected
				to the port. (High-speed devices are distinguished from
				full-speed by checking for high-speed chirps when the
				device is reset.) Only valid in Host mode.
[5]	LSDev	r	rw	This Read-only bit is set when a low-speed device has
				been detected being connected to the port. Only valid in
				Host mode.
[4:3]	VBus[1:0]	r	rw	These Read-only bits encode the current VBus level as
				follows:
				D4 D3 Meaning
				0 0: Below SessionEnd
				0 1: Above SessionEnd, below AValid
				1 0: Above AValid, below VBusValid
				1 1: Above VBusValid
[2]	Host Mode	r	rw	This Read-only bit is set when the MUSBHDRC is acting
				as a Host.
[1]	Host Req	rw	rw	When set, the MUSBHDRC will initiate the Host
				Negotiation when Suspend mode is entered. It is
				cleared when Host Negotiation is completed.
[0]	Session	r	rw	When operating as an 'A' device, this bit is set or cleared
				by the CPU to start or end a session.
				When operating as a 'B' device, this bit is set/cleared by
				the MUSBHDRC when a session starts/ends.
				It is also set by the CPU to initiate the Session Request
				Protocol, or cleared by the CPU when in Suspend mode
				to perform a software disconnect.



CSR0 in Peripheral mode:

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15:9]	_			Unused. Return 0 when read.
[8]	FlushFIFO	set	r	The CPU writes a 1 to this bit to flush the next packet
				to be transmitted/read from the
				Endpoint 0 FIFO. The FIFO pointer is reset and the
				TxPktRdy/RxPktRdy bit (below) is
				cleared.
[7]	ServicedSetu	set	r	The CPU writes a 1 to this bit to clear the SetupEnd bit.
	pEnd			It is cleared automatically.
[6]	ServicedRxP	set	r	The CPU writes a 1 to this bit to clear the RxPktRdy
	ktRdy			bit. It is cleared automatically.
[5]	SendStall	set	r	The CPU writes a 1 to this bit to terminate the current
				transaction. The STALL handshake
				will be transmitted and then this bit will be cleared
				automatically.
[4]	SetupEnd	r	set	This bit will be set when a control transaction ends
				before the DataEnd bit has been set.
				An interrupt will be generated and the FIFO flushed at
				this time. The bit is cleared by
				the CPU writing a 1 to the ServicedSetupEnd bit.
[3]	DataEnd	set	r	The CPU sets this bit:
				When setting TxPktRdy for the last data packet.
				When clearing RxPktRdy after unloading the last
				data packet.
				3. When setting TxPktRdy for a zero length data
				packet.
				It is cleared automatically.
[2]	SentStall	r/clear	set	This bit is set when a STALL handshake is transmitted.
				The CPU should clear this bit.
[1]	TxPktRdy	r/set	r	The CPU sets this bit after loading a data packet into
				the FIFO. It is cleared automatically when the data
				packet has been transmitted. An interrupt is generated
				(if enabled) when the bit is cleared.
[0]	RxPktRdy	r	set	This bit is set when a data packet has been received.
				An interrupt is generated when this bit is set. The CPU
				clears this bit by setting the ServicedRxPktRdy bit.

CSR0 in Host mode:

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15:12]	_			Unused. Return 0 when read.
[11]	Dis Ping	rw	r	The CPU writes a 1 to this bit to instruct the core not to
				issue PING tokens in data and status
				phases of a high-speed Control transfer (for use with



				devices that do not respond to PING).
[10:9]	_			Unused. Return 0 when read.
[8]	FlushFIFO	set	r	The CPU writes a 1 to this bit to flush the next packet to
				be transmitted/read from the Endpoint 0 FIFO. The FIFO
				pointer is reset and the TxPktRdy/RxPktRdy bit (below)
				is cleared. Note: FlushFIFO should only be used when
				TxPktRdy/RxPktRdy is set. At other times, it may cause
				data to be corrupted.
[7]	NAK Timeout	r/clear	set	This bit will be set when Endpoint 0 is halted following
				the receipt of NAK responses for
				longer than the time set by the NAKLimit0 register. The
				CPU should clear this bit to allow
				the endpoint to continue.
[6]	StatusPkt	rw	r	The CPU sets this bit at the same time as the TxPktRdy
				or ReqPkt bit is set, to perform a status stage
				transaction. Setting this bit ensures that the data toggle
				is set to 1 so that a DATA1 packet is used for the Status
				Stage transaction.
[5]	ReqPkt	rw	rw	The CPU sets this bit to request an IN transaction. It is
				cleared when RxPktRdy is set.
[4]	Error	r/clear	set	This bit will be set when three attempts have been made
				to perform a transaction with no
				response from the peripheral. The CPU should clear this
				bit. An interrupt is generated
				when this bit is set.
[3]	SetupPkt	r/clear	rw	The CPU sets this bit, at the same time as the TxPktRdy
				bit is set, to send a SETUP token
				instead of an OUT token for the transaction.
[2]	RxStall	r/clear	set	This bit is set when a STALL handshake is received. The
				CPU should clear this bit.
[1]	TxPktRdy	r/set	clear	The CPU sets this bit after loading a data packet into the
				FIFO. It is cleared automatically when the data packet
				has been transmitted. An interrupt is generated (if
				enabled) when the bit is cleared.
[0]	RxPktRdy	r/clear	rw	This bit is set when a data packet has been received. An
				interrupt is generated (if enabled) when this bit is set.
				The CPU should clear this bit when the packet has been
				read from the FIFO. bit.



COUNT0

BIT	NAME	FROM CPU	FROM USB	FUNCTION				
[7:0]		r	w	7-bit read-only register that indicates the number of				
				received data bytes in the Endpoint 0 FIFO.				

CONFIGDATA

BIT	NAME	FROM CPU	FROM USB	FUNCTION			
[7]	MPRxE	r	r	When set to '1', automatic amalgamation of bulk			
				packets is selected			
[6]	MPTxE	r	r	When set to '1', automatic splitting of bulk packets is			
				selected			
[5]	BigEndian	r	r	When set to '1' indicates Big Endian ordering is			
				selected.			
[4]	HBRxE	r	r	When set to '1' indicates High-bandwidth Rx ISO			
				Endpoint Support selected.			
[3]	HBTxE	r	r	When set to '1' indicates High-bandwidth Tx ISO			
				Endpoint Support selected.			
[2]	DynFIFO	r	r When set to '1' indicates Dynamic FIFO Sizing option				
	Sizing			selected.			
[1]	SoftConE	r	rw	When set to '1' indicates Soft Connect/Disconnect			
				option selected.			
[0]	UTMI	r	r	Indicates selected UTMI+ data width. 0 ⇒ 8 bits; 1 ⇒ 16			
	DataWidth			bits. starts/ends. It is also set by the CPU to initiate the			
				Session Request Protocol, or cleared by the CPU when			
				in Suspend mode to perform a software disconnect.			

NAKLIMIT0 (Host Mode only)

BIT	NAME	FROM CPU	FROM USB	FUNCTION			
[4:0]		rw	r	5-bit register that sets the number of			
				frames/microframes (High-Speed transfers) after which			
				Endpoint 0 should timeout on receiving a stream of NAK			
				responses.			

TXMAXP

BIT	NAME	FROM CPU	FROM USB	FUNCTION		
[15:11] Or [12:11]	multiplier	rw	r	Where the option of High-bandwidth Isochronous/Interrupt endpoints or of packet splitting on Bulk endpoints has been taken when the core is configured, the register includes either 2 or 5 further bits that define a multiplier m which is equal to one more than the value recorded.		
[10:0]	Maximum Payload/tran saction	rw	r	Bits 10:0 define (in bytes) the maximum payload transmitted in a single transaction. The value set can be up to 1024 bytes but is subject to the constraints placed		



by the USB Specification on packet sizes for Bulk,
Interrupt and Isochronous transfers in Full speed and
High-speed operations.

TXCSR In Peripheral mode

BIT	NAME	FROM CPU	FROM USB	FUNCTION		
				If the CPU sets this bit, TxPktRdy will be automatically		
				set when data of the maximum packet size (value in		
[15]	AutoSet	rw	r	TxMaxP) is loaded into the Tx FIFO. If a packet of less		
				than the maximum packet size is loaded, then		
				TxPktRdy will have to be set manually.		
				The CPU sets this bit to enable the Tx endpoint for		
[14]	ISO	rw	r	Isochronous transfers, and clears it to enable the Tx		
				endpoint for Bulk or Interrupt transfers		
				The CPU sets this bit to enable the endpoint direction		
[13]	Mode	rw	r	as Tx, and clears it to enable the endpoint direction as		
				Rx.		
[40]	DMAReqEn		_	The CPU sets this bit to enable the DMA request for		
[12]	ab	rw	r	the Tx endpoint.		
				The CPU sets this bit to force the endpoint data toggle		
	FrcDataTog		r	to switch and the data packet to be cleared		
[[rw		from the FIFO, regardless of whether an ACK was		
[11]				received. This can be used by Interrupt Tx		
				endpoints that are used to communicate rate feedback		
				for Isochronous endpoints.		
[40]	DMAReqMo		_	The CPU sets this bit to select DMA Mode 1 and		
[10]	de	rw	r 	clears this bit to select DMA Mode 0.		
[9:8]	_	r	r	Unused, always return 0.		
				When the endpoint is being used for high-bandwidth		
	IncompTx	r/clear	set	Isochronous/Interrupt transfers, this bit is set to		
[7]				indicate where a large packet has been split into 2 or 3		
				packets for transmission but insufficient IN tokens		
				have been received to send all the parts.		
[6]	ClrDataTog	ect	r/clear	The CPU writes a 1 to this bit to reset the endpoint		
[6]	CirData rog	set	i/cieai	data toggle to 0.		
				This bit is set when a STALL handshake is transmitted.		
[5]	SentStall	r/clear	set	The FIFO is flushed and the TxPktRdy bit is cleared		
				(see below). The CPU should clear this bit.		
				The CPU writes a 1 to this bit to issue a STALL		
[4]	SendStall	rw	r	handshake to an IN token. The CPU clears this bit to		
				terminate the stall condition.		
				The CPU writes a 1 to this bit to flush the latest packet		
[3]	FlushFIFO	set	r	from the endpoint Tx FIFO. The FIFO pointer is reset,		
				the TxPktRdy bit (below) is cleared and an interrupt is		



				generated. May be set simultaneously with TxPktRdy
				to abort the packet that is currently being loaded into
				the FIFO.
				The USB sets this bit if an IN token is received when
[2]	UnderRun	r/clear	set	the TxPktRdy bit not set. The CPU should clear this
				bit.
[4]	FIFONotEm	r/oloor	4	The USB sets this bit when there is at least 1 packet in
[1]	pty	r/clear	set	the Tx FIFO.
				The CPU sets this bit after loading a data packet into
	TxPktRdy	r/set	clear	the FIFO. It is cleared automatically when a data
[0]				packet has been transmitted. An interrupt is also
[0]				generated at this point (if enabled). TxPktRdy is also
				automatically cleared prior to loading a second packet
				into a double-buffered FIFO.

TXCSR In Host mode

BIT	NAME	FROM CPU	FROM USB	FUNCTION			
				If the CPU sets this bit, TxPktRdy will be automatically			
				set when data of the maximum packet size (value in			
[15]	AutoSet	rw	r	TxMaxP) is loaded into the Tx FIFO. If a packet of less			
				than the maximum packet size is loaded, then			
				TxPktRdy will have to be set manually.			
[14]	_	rw	r	Unused, always returns zero.			
				The CPU sets this bit to enable the endpoint direction			
[13]	Mode	rw	r	as Tx, and clears it to enable the endpoint direction as			
				Rx.			
[40]	DMAReqEn			The CPU sets this bit to enable the DMA request for			
[12]	ab	rw	r	the Tx endpoint.			
	FrcDataTog	rw	r	The CPU sets this bit to force the endpoint data toggle			
				to switch and the data packet to be cleared from the			
				FIFO, regardless of whether an ACK was received.			
[11]				This can be used by Interrupt Tx endpoints that are			
				used to communicate rate feedback for Isochronous			
				endpoints.			
	DMAReqMo			The CPU sets this bit to select DMA Mode 1 and clears			
[10]	de	rw	r	this bit to select DMA Mode 0.			
[9:8]	_	r	r	Unused, always return 0.			
	NAK			Bulk endpoints only: This bit will be set when the Tx			
	Timeout			endpoint is halted following the receipt of NAK			
		r/clear	set	responses for longer than the time set as the NAK			
[7]				Limit by the TxInterval register. The CPU should clear			
				this bit to allow the endpoint to continue.			
		, ,		High-bandwidth Interrupt endpoints only: This bit will			
	IncompTx	r/clear	set	be set if no response is received from the device to			



				which the packet is being sent.			
[6]	ClrDataTag		r/oloor	The CPU writes a 1 to this bit to reset the endpoint			
[6]	ClrDataTog	set	r/clear	data toggle to 0.			
				This bit is set when a STALL handshake is received.			
				When this bit is set, any DMA request that is in			
[5]	RxStall	r/clear	set	progress is stopped, the FIFO is completely flushed			
				and the TxPktRdy bit is cleared (see below). The CPU			
				should clear this bit.			
[4]	_	r	r	Unused. Returns zero when read.			
				The CPU writes a 1 to this bit to flush the latest packet			
				from the endpoint Tx FIFO. The FIFO pointer is reset,			
[3]	FlushFIFO	set	r	the TxPktRdy bit (below) is cleared and an interrupt is			
[5]	FlustiFIFO	set	'	generated. May be set simultaneously with TxPktRo			
				to abort the packet that is currently being loaded into			
				the FIFO.			
	Error	r/clear	rw	The USB sets this bit when 3 attempts have been			
				made to send a packet and no handshake packet has			
				been received. When the bit is set, an interrupt is			
[2]				generated, TxPktRdy is cleared and the FIFO			
				completely flushed. The CPU should clear this bit.			
				Valid only when the endpoint is operating in Bulk or			
				Interrupt mode.			
[1]	FIFONotEm	r/clear	set	The USB sets this bit when there is at least 1 packet in			
ניו	pty	1/Ol C al	Set	the Tx FIFO.			
				The CPU sets this bit after loading a data packet into			
		r/set		the FIFO. It is cleared automatically when a data			
[0]	Typlaba.		clear	packet has been transmitted. An interrupt is also			
[0]	TxPktRdy			generated at this point (if enabled). TxPktRdy is also			
				automatically cleared prior to loading a second packet			
				into a double-buffered FIFO.			

RXMAXP

BIT	NAME	FROM CPU	FROM USB	FUNCTION				
				Where	the	option	of	High-bandwidth
[15:11]				Isochronous/Interrupt endpoints or of combining Bulk				
[15:11] Or [12:11]	multiplier	rw	r	packets h	nas beer	taken whe	en the d	core is configured,
				the regist	ter inclu	des either	2 or 5	further bits that
[12.11]				define a multiplier m which is equal to one more than				
				the value	recorde	d.		
				Bits 10:0	define	(in bytes)	the n	naximum payload
	Maximum			transmitte	ed in a s	ingle transa	action.	The value set can
[10:0]	Payload/	rw	r	be up to	1024 by	tes but is	subject	to the constraints
	transaction			placed by	the US	SB Specific	ation o	n packet sizes for
				Bulk, Inter	rrupt and	d Isochrono	us tran	sfers in Full speed



RXCSR In Peripheral mode

BIT	NAME	FROM CPU	FROM USB	FUNCTION
				If the CPU sets this bit then the RxPktRdy bit will be
				automatically cleared when a packet of
				RxMaxP bytes has been unloaded from the Rx FIFO.
[15]	AutoClear	rw	r	When packets of less than the maximum
				packet size are unloaded, RxPktRdy will have to be
				cleared manually.
				The CPU sets this bit to enable the Rx endpoint for
[14]	ISO	rw	r	Isochronous transfers, and clears it to enable
				the Rx endpoint for Bulk/Interrupt transfers.
	DMAReqEna			The CPU sets this bit to enable the DMA request for
[13]	b	rw	r	the Rx endpoint.
				Bulk/Interrupt Transactions: The CPU sets this bit to
[12]		_ ,	,	disable the sending of NYET handshakes. When set,
	DisNyet	Rw/r	r/rw	all successfully received Rx packets are ACK'd
			including at the point at which the FIFO becomes full.	
		_ ,	,	ISO Transactions: The core sets this bit to indicate a
[12]	PID Error	Rw/r	r/rw	PID error in the received packet.
	DMAReqMo			The CPU sets this bit to select DMA Mode 1 and clears
[11]	de	rw	r	this bit to select DMA Mode 0.
[10:9]	_	r	r	Unused, always return 0.
				This bit is set in a high-bandwidth
		ļ , .	set	Isochronous/Interrupt transfer if the packet in the Rx
[8]	IncompRx	r/clear		FIFO is incomplete because parts of the data were not
				received. It is cleared when RxPktRdy is cleared.
	0.5.7			The CPU writes a 1 to this bit to reset the endpoint
[7]	ClrDataTog	set	r/clear	data toggle to 0.
ro1	0 101 11	, .		This bit is set when a STALL handshake is transmitted.
[6]	SentStall	r/clear	set	The CPU should clear this bit.
				The CPU writes a 1 to this bit to issue a STALL
[5]	SendStall	rw	r	handshake. The CPU clears this bit to terminate the
				stall condition.
				The CPU writes a 1 to this bit to flush the next packet
F 47	FI. 1 F/F0			to be read from the endpoint Rx FIFO.
[4]	FlushFIFO	set	r	The FIFO pointer is reset and the RxPktRdy bit (below)
				is cleared.
				This bit is set when RxPktRdy is set if the data packet
[3]	DataError	r	set	has a CRC or bit-stuff error. It is cleared
				when RxPktRdy is cleared.
[0]	0 5	-1-1		This bit is set if an OUT packet cannot be loaded into
[2]	OverRun	r/clear	set	the Rx FIFO. The CPU should clear this bit.



[1]	FIFOFull	r	set	This bit is set when no more packets can be loaded into the Rx FIFO.
				This bit is set when a data packet has been received.
[0] RxPktRdy	r/clear	set	The CPU should clear this bit when the packet has	
	i/cieai		been unloaded from the Rx FIFO. An interrupt is	
				generated when the bit is set.

RXCSR In host mode

BIT	NAME	FROM CPU	FROM USB	FUNCTION
				If the CPU sets this bit then the RxPktRdy bit will be
			r	automatically cleared when a packet of
[4.5]	AutoCloor			RxMaxP bytes has been unloaded from the Rx
[15]	[15] AutoClear rw r	IW		FIFO. When packets of less than the maximum
		packet size are unloaded, RxPktRdy will have to be		
				cleared manually.
[4.4]	AutoReq	n.,	r	If the CPU sets this bit, the ReqPkt bit will be
[14]	AutoReq	rw	r	automatically set when the RxPktRdy bit is cleared.
[42]	DMAReqEn	m.,	_	The CPU sets this bit to enable the DMA request
[13]	ab	rw	r 	for the Rx endpoint.
				ISO Transactions Only: The core sets this bit to
[12]	PID Error	_		indicate a PID error in the received packet.
	PID EIIOI	r	rw	Bulk/Interrupt Transactions: The setting of this bit is
				ignored.
[44]	DMAReqMo	n.,	r	The CPU sets this bit to select DMA Mode 1 and
[11]	de	rw		clears this bit to select DMA Mode 0.
[10:9]	_	r	r	Unused, always return 0.
				This bit will be set in a high-bandwidth
[8]	IncompRx	r/clear	set	Isochronous/Interrupt transfer if the packet
[0]	Incompres	1/Clear	Set	received is incomplete. It will be cleared when
				RxPktRdy is cleared.
[7]	ClrDataTog	set	r/clear	The CPU writes a 1 to this bit to reset the endpoint
[/]	Oli Data Tog	301	i/cicai	data toggle to 0.
				When a STALL handshake is received, this bit is
[6]	RxStall	r/clear	set	set and an interrupt is generated. The CPU should
				clear this bit.
[5]	ReqPkt	na.	rw	The CPU writes a 1 to this bit to request an IN
[5]	Negrki	rw	TVV	transaction. It is cleared when RxPktRdy is set.
				The CPU writes a 1 to this bit to flush the next
[4]	FlushFIFO	set	r	packet to be read from the endpoint Rx FIFO.
[4]	TIUSTIFIFO	351	r	The FIFO pointer is reset and the RxPktRdy bit
				(below) is cleared.
	DataError/			When operating in ISO mode, this bit is set when
[3]	NAK	r (/clear)	set	RxPktRdy is set if the data packet has a CRC or
	Timeout			bit-stuff error and cleared when RxPktRdy is



				cleared. In Bulk mode, this bit will be set when the
				Rx endpoint is halted following the receipt of NAK
				responses for longer than the time set as the NAK
				Limit by the RxInterval register. The CPU should
				clear this bit to allow the endpoint to continue.
				The USB sets this bit when 3 attempts have been
[0]	[2] Error	r/clear	set	made to receive a packet and no data packet has
[2]				been received. The CPU should clear this bit. An
				interrupt is generated when the bit is set.
[4]	FIFOE	_	4	This bit is set when no more packets can be loaded
[1]	FIFOFull	r	set	into the Rx FIFO.
				This bit is set when a data packet has been
[0]	DyDldDd.	r/clear	set	received. The CPU should clear this bit when the
[0]	RxPktRdy			packet has been unloaded from the Rx FIFO. An
				interrupt is generated when the bit is set.

RXCOUNT

BIT	NAME	FROM CPU	FROM USB	FUNCTION
			w	13-bit read-only register that holds the number of
	:0] Endpoint Rx Count	r		received data bytes in the packet currently in line
[12:0]				to be read from the Rx FIFO. If the packet was
				transmitted as multiple bulk packets, the number
				given will be for the combined packet.

TXTYPE (Host mode only)

.,,,,	1 L (11031111040			
BIT	NAME	FROM CPU	FROM USB	FUNCTION
[5:4]	Protocol	rw	r	The CPU should set this to select the required protocol for the Tx endpoint: 00: Illegal 01: Isochronous 10: Bulk 11: Interrupt
[3:0]	Target Endpoint number	rw	r	The CPU should set this value to the endpoint number contained in the Tx endpoint descriptor returned to the MUSBHDRC during device enumeration.

TXINTERVAL (Host mode only)

BIT	NAME	FROM CPU	FROM USB	FUNCTION
				TxInterval is an 8-bit register that, for Interrupt and
	Tx Polling			Isochronous transfers, defines the polling interval
[7:0]	Interval/NA	rw	r	for the currently-selected Tx endpoint. For Bulk
	K Limit (m)			endpoints, this register sets the number of
				frames/microframes after which the endpoint



		should timeout on receiving a stream of NAK
		responses. There is a TxInterval register for each
		configured Tx endpoint (except Endpoint 0).

RXTYPE (Host mode only)

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[5:4]	Protocol	rw	r	The CPU should set this to select the required protocol for the Rx endpoint: 00: Illegal 01: Isochronous 10: Bulk 11: Interrupt
[3:0]	Target Endpoint number	rw	r	The CPU should set this value to the endpoint number contained in the Rx endpoint descriptor returned to the MUSBHDRC during device enumeration.

RXINTERVAL (Host mode only)

BIT	NAME	FROM CPU	FROM USB	FUNCTION
				RxInterval is an 8-bit register that, for Interrupt and
				Isochronous transfers, defines the polling interval
				for the currently-selected
	Rx Polling			Rx endpoint. For Bulk endpoints, this register sets
[7:0]	Interval/NA	rw	r	the number of frames/microframes after which the
	K Limit (m)			endpoint should timeout
				on receiving a stream of NAK responses. There is
				a RxInterval register for each configured Rx
				endpoint (except Endpoint 0).

FIFOSIZE

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7,4]	Rx FIFO Size	r	r	the sizes of the FIFOs associated with the selected
[7:4]	KX FIFO Size			additional Rx endpoints.
[0.0]	[3:0] Tx FIFO Size r	_	_	the sizes of the FIFOs associated with the selected
[3:0]		ſ	ſ	additional Tx endpoints.

HWVERS

BIT	NAME	FROM CPU	FROM USB	FUNCTION	
[15]	[15] RC r	_	r r	_	Set to '1' if RTL used from a Release Candidate
[15]	, KC	' '		rather than from a full release of the core.	
[14:10]	xx	r	r	Major Version Number (Range 0 – 31).	
[9:0]	ууу	r	r	Minor Version Number (Range 0 – 999).	

www.eshine-ic.com 81 / 91 **2022.05**



EPINFO

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7:4]	RxEndPoints	r	r	The number of Rx endpoints implemented in the design.
[3:0]	TxEndPoints	r	r	The number of Tx endpoints implemented in the design.

RAMINFO

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7:4]	DMAChans	r	r	The number of DMA channels implemented in the design.
[3:0]	RamBits	r	r	The width of the RAM address bus – 1.

LINKINFO

BIT	NAME	FROM CPU	FROM USB	FUNCTION
		rw		Sets the wait to be applied to allow for the user's
[7:4]	WTCON		r	connect/disconnect filter in units of 533.3ns. (The
				default setting corresponds to 2.667µs.)
	WTID	rw	r	Sets the delay to be applied from IDPULLUP
[0.0]				being asserted to IDDIG being considered valid
[3:0]				in units of 4.369ms. (The default setting
				corresponds to 52.43ms.)

VPLEN

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7:0]	VPLEN	rw	r	Sets the duration of the VBus pulsing charge in units of 546.1 µs. (The default setting corresponds to 32.77ms.)

HS_EOF1

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7:0]	HS_EOF1	rw	r	Sets for High-speed transactions the time before EOF to stop beginning new transactions, in units of 133.3ns. (The default setting corresponds to 17.07µs.)

FS_EOF1

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7:0]	FS_EOF1	rw	r	Sets for Full-speed transactions the time before EOF to stop beginning new transactions, in units of 533.3ns. (The default setting corresponds to 63.46µs.)

LS_EOF1



BIT	NAME	FROM CPU	FROM USB	FUNCTION
[7.0]	10 5054	rw r		Sets for Low-speed transactions the time before EOF to stop beginning new transactions, in units of
[7:0]	[7:0] LS_EOF1		r	1.067µs. (The default setting corresponds to
				121.6µs.)

RqPktCount (Host Mode Only)

BIT	NAME	FROM CPU	FROM USB	FUNCTION
[15:0]	RqPktCount	rw	rw	Sets the number of packets of size MaxP that are to be transferred in a block transfer. Only used in Host mode when AutoReq is set. Has no effect in Peripheral mode or when AutoReg is not set.

TxFIFOsz/ RxFIFOsz

BIT	NAME	FROM CPU	FROM USB	FUNC	TION
4	DPB	rw	r	Defines whether double- supported. When '1', dou supported. When '0', onl is supported.	
	SZ[3:0]	rw		Maximum packet size to any splitting or after any FIFO of Bulk/High-Bandwidth following transmission.	combination within the
			r	SZ[3:0]	Packet Size(Byte)
				0000	8
				0001	16
[3:0]				0010	32
[0.0]				0011	64
				0100	128
				0101	256
				0110	512
				0111	1024
				1000	2048
				1001	4096
				If DPB = 0, the FIFO will	also be this size; if DPB
				= 1, the FIFO will be twice	ce this size.

TxFIFOadd/ RxFIFOadd

BIT	NAME	FROM CPU	FROM USB	FU	NCTION
		rw	r	Start address of the	endpoint FIFO in units
[12:0]	AD			of 8 bytes as follow	s:
				AD[12:0]	Start Address



		0000	0000
		0001	0008
		0002	0010
		1FFF	FFF8

8.19. Reset function

Power on reset module is a system asynchronous reset signal generation module, it detect the power status and generate the reset signal when power is supply. Figure 25 is CJC6811A power on reset circuit block diagram and figure 26 is the POR signal timing sequence.




Figure 25 CJC6811A POR circuit block diagram




Figure 26 CJC6811A /RESET timing

8.20. Power control unit8.20.1. Power supply

Figure 27 is the CJC6811A chip power pad and power supply diagram.

The power supply include three parts: 3.3V supply for CJC6811A analog circuit,

- 3.3V power supply for I/O and 1.8V power pad from internal LDO.
- 3.3V power supply for analog circuit have 3 pairs power/ground pin,

www.eshine-ic.com 84 / 91 2022.05



one pair is for USB PHY, another is for PLL which need stable and "clear" power supply to improve jitter and accurate performance, the other is for other analog module in CJC6811A chip such as LDO, APU, SARADC, LVR controller analog circuit.

3.3V power supply for I/O includes 1 pairs.

CJC6811A has a internal LDO, which transfer 3.3V power to 1.8V power, LDO output power supply for CJC6811A digital logic and USB PHY digital logic also, a 1.8V pin is output to connect capacitor for decoupling.




Figure 27 CJC6811A power supply diagram

8.20.2. LVR

CJC6811A has a low voltage reset generation circuit (LVR). The main circuit of LVR is comparator, it comparator the supply voltage with the configured threshold. If the supply is lower than the threshold, reset will be generated and send to all others module, then CJC6811A will enter into reset state.

8.20.3. Register control

Table 16 Power unit register list (BaseAddr = 0x4001 0000)

0x08	R2	R/W	0x0	[2:1]	lvr_in :
					config the threshold voltage for low voltage reset
					b00 : 2.0V
					b01:2.4V
					b10: 2.7V
					b11:3V
				[0]	lvr_en : enable low voltage reset

www.eshine-ic.com 85 / 91 2022.05



8.20.4. Power Saving Mode

CJC6811A has the low power management mode that can help reducing power consumption when the device does not require intensive CPU resources and speed. There are one low power modes available: SLEEP mode, as showed in Figure 28.




Figure 28 CJC6811A power saving mode diagram

Entry into SLEEP mode: When operating as a peripheral, the USB controller monitors the activity on the USB and when no activity has occurred for 3 ms, it goes into SLEEP mode. If the Suspend interrupt has been enabled, an interrupt will be generated at this time. The SUSPENDM output will also go low (If the Enable SuspendM bit is set). Users need to do the following thing: Write "1" to sys_PII_pdn and audio_PII_pdn registers to power down the system PLL and audio PLL;Set the codec power management register to power down the codec circuit; Change the system clock to internal low-power 10 kHz oscillator.

When Resume signaling occurs on the bus, first the clock to the USB controller must be restarted if necessary. Then the USB controller will automatically exit SLEEP mode. If the Resume interrupt is enabled, an interrupt will be generated. Then users can reconfigure the registers to power on the system PLL, audio PLL, codec circuit and change the system clock to 48MHz.


Initiating a Remote Wakeup. If the SARADC receive a signal from the button of earphone, CJC6811A should write to the Power register to set the Resume bit to '1'. The software should leave this bit set for approximately 10 ms before resetting it to 0. By this time the hub should have taken over driving Resume signaling on the USB. Then the USB controller will exit SLEEP mode . Users can reconfigure the registers to power on the system PLL, audio PLL, codec circuit and change the system clock to 48MHz.

www.eshine-ic.com 86 / 91 2022.05



8.20.5. Power on sequence

Reference RESETB circuit (2.2 uF + 200K circuit as a reference, Blue Line for VDD33, yellow for RESETB, purple for HP, this can determine whether the MCU is working), to ensure that power, VDD33 RESETB HP start from 0V, and power supply without Burr, Resetb to 3.3 V between 20~200ms, at this point after power-on MCU can work normally.






HP L Power on sequence

When communicating with the system, our chips are either more stable than the system (Powered by Stanby) or more stable than the system (increasing the LDO or timing the sound card)

www.eshine-ic.com 2022.05 87 / 91




9. Recommended external components for PC






9.1. Recommended external components for Headphone






10. Package dimensions



BOTTOM VIEW		
MILLIMETER		
MIN	NOM	MAX
0.70	0.75	0.80
0.80	0.85	0.90
0.00	0.02	0.05
0.20	0.25	0.30
0.16REF		
0.18	0.20	0.25
4.90	5.00	5.10
3.70	3.80	3.90
0.50BSC		
3.50BSC		
3.50BSC		
4.90	5.00	5.10
3.70	3.80	3.90
0.25	0.30	0.35
0.30	0.35	0.40
4.10X4.10		
	0.70 0.80 0.00 0.20 0.18 4.90 3.70 4.90 3.70 0.25	MIN NOM 0.70 0.75 0.80 0.85 0.00 0.02 0.20 0.25 0.16REF 0.18 0.20 5.00 3.70 3.80 0.50BSC 3.50BSC 4.90 5.00 3.70 3.80 0.25 0.30 0.30 0.35



10.1. Reel dimensions



Note:

- 1. Reel color black, blue.
- 2. Each plate product in 5000.