

# NTP8212G

**High Performance, High Fidelity Power  
Driver Integrated Full Digital Audio Amplifier**

**Datasheet  
Preliminary ver. 0.8**

## General Description


The NTP8212G is a single chip full digital audio amplifier including power stage for stereo amplifier system. NTP8212G is integrated with versatile digital audio signal processing functions, high-performance, high-fidelity fully digital PWM modulator and two high-power full-bridge MOSFET power stages.

The NTP8212G receives digital serial audio data with sampling frequency from 8kHz through 192kHz. It delivers 2 x 20 watts in stereo mode.

The NTP8212G has a mixer and Bi-Quad filters which can be used to implement the essential audio signal processing functions like loudness control, compensation of a loud speaker response and parametric equalization.

All the functions of the NTP8212G can be controlled by internal register values via I<sup>2</sup>C host interface bus.

## Package



## Features

- 2 CH Stereo (20W x 2 @24V, 8Ω)
- Wide Operating Supply Voltage Range (4.5V to 28V)
- Floating Point Operation
- 20 Programmable Bi-Quad Filters
  - ✓ Speaker Compensation
  - ✓ LPF, HPF
  - ✓ Parametric Equalizer
  - ✓ Loudness Control
- 100dB Dynamic Range
- 2 Band Dynamic Range Control
- 5 Band Graphic Equalizer
  - ✓ 10 PEQ in User Mode for LR
- 3D Surround
- Protection Circuit
  - ✓ OCP(Over Current Protection)
  - ✓ OTP(Over Temperature Protection)
  - ✓ UVP(Under Voltage Protection)
- Asynchronous Sample Rate Conversion
- High Efficiency
- DC cut filter

## Applications

- PDP TV or LCD TV
- Docking Station
- Mini-Component Audio Solution

## Ordering Information

Product ID	Package Type	Pin	Size
NTP8212G	SAW QFN	48	7 x 7mm

### Disclaimer

NeoFidelity, Inc. reserves the right to make changes without notice in the product described in this datasheet including circuits, software and ICs, described herein for the purpose of improvement of design and performance. NeoFidelity, Inc. assumes no responsibilities and liabilities for the use of the product, conveys no license under any patent or copyright, and makes no warranties that the product is free from patent or copyright infringement, unless otherwise specified.

## Table of Contents

<b>1. BLOCK DIAGRAM .....</b>	<b>4</b>
<b>2. PIN ASSIGNMENTS .....</b>	<b>4</b>
<b>3. PIN DESCRIPTIONS .....</b>	<b>5</b>
<b>4. CHARACTERISTICS AND SPECIFICATIONS .....</b>	<b>6</b>
4.1. Absolute Maximum Ratings .....	6
4.2. Recommended Operating Conditions .....	6
4.3. DC Electrical Characteristics .....	6
4.4. Performance Specification.....	7
4.5. Switching Characteristics – I <sup>2</sup> C Control.....	7
4.6. Switching Characteristics – Audio Interface .....	7
<b>5. I<sup>2</sup>C BUS OF NTP8212G.....</b>	<b>9</b>
5.1. General Description of I <sup>2</sup> C Bus .....	9
5.1.1. Writing Operation.....	9
5.1.2. Reading Operation .....	11
5.2. I <sup>2</sup> C Glitch Filter .....	12
5.3. I <sup>2</sup> C Slave Address.....	12
<b>6. CLOCK, RESET &amp; CONTROL .....</b>	<b>13</b>
6.1. System Clock.....	13
6.2. Timing Sequence.....	13
6.2.1. Power-Up & Initialization Sequence .....	13
6.2.2. Power-Down Sequence.....	13
6.3. Sound On/Off Sequence .....	14
<b>7. AUDIO INPUT .....</b>	<b>15</b>
7.1. I <sup>2</sup> S and Serial Audio Interface .....	15
7.1.1. I <sup>2</sup> S Glitch Filter.....	15
7.2. SDATA Generator .....	15
7.3. Asynchronous Sample Rate Conversion.....	15
<b>8. MIXER .....</b>	<b>17</b>
<b>9. PRE-PROCESSING .....</b>	<b>18</b>
9.1. Pre Bi-Quad Filter Chain .....	18
9.2. 3D Surround .....	18
9.3. Configurable Graphic Equalizer .....	19
9.4. Post Bi-Quad Filter Chain.....	19
9.5. Loudness Control .....	20
<b>10. VOLUME &amp; DYNAMIC RANGE CONTROL .....</b>	<b>21</b>
10.1. Master Volume Control.....	21
10.2. Channel Volume Control .....	21
10.3. Master Volume Fine Control.....	21
10.4. Mute and Soft Volume Change .....	21
10.5. Auto Mute .....	21
10.6. Dynamic Range Control .....	22
<b>11. OUTPUT INTERFACE .....</b>	<b>23</b>
11.1. Output Configuration.....	23
11.2. AM Interference Relief Mode .....	23
11.3. Switching Output Mode .....	23
11.4. Soft Start .....	24
<b>12. TYPICAL APPLICATION SCHEMATICS (2CH Stereo) .....</b>	<b>25</b>
<b>13. APPENDIX .....</b>	<b>26</b>
A. Configuration Register Summary .....	26
B. ROM Address for BiQuads Coefficients and Parameters (Refer to Reg 0x7E) .....	42
C. Configuration Register Value Reference .....	46
D. Typical Characteristics Graph .....	51
E. Outline and Mechanical Data .....	59

## 1. BLOCK DIAGRAM




Figure 1. NTP8212G Block Diagram

## 2. PIN ASSIGNMENTS




Figure 2. NTP8212G Pin Assignments

### 3. PIN DESCRIPTIONS

PIN	NAME	TYPE	DESCRIPTION
1	GND	P	This pin should be connected to Ground
2	SDATA	I	I <sup>2</sup> S serial data input
3	WCK	I/O	I <sup>2</sup> S word clock
4	BCK	I/O	I <sup>2</sup> S bit clock
5	SDA	I/O	I <sup>2</sup> C data
6	SCL	I	I <sup>2</sup> C clock
7	DVDD	P	Regulator output for Core block, 1.2V
8	/FAULT	I	Input from external power device
9	MONITOR_0	O	Monitoring signal (SDATA word) / I <sup>2</sup> S slave addr2 <refer to 5.3>
10	NC	-	Not Connected
11	NC	-	Not Connected
12	NC	-	Not Connected
13	NC	-	Not Connected
14	NC	-	Not Connected
15	NC	-	Not Connected
16	NC	-	Not Connected
17	NC	-	Not Connected
18	NC	-	Not Connected
19	BST2B	P	Bootstrap supply, external capacitor to OUT2B is required
20	PGND2B	P	Ground
21	OUT2B	O	Power stage PWM output 2B
22	OUT2B	O	Power stage PWM output 2B
23	PVDD2B	P	Power supply for PWM Power stage 2A, 2B
24	PVDD2A	P	Power supply for PWM Power stage 2A, 2B
25	OUT2A	O	Power stage PWM output 2A
26	OUT2A	O	Power stage PWM output 2A
27	PGND2A	P	Ground
28	BST2A	P	Bootstrap supply, external capacitor to OUT2A is required
29	VDR2	P	Gate drive voltage regulator decoupling pin, capacitor to GND is required
30	AGND	P	Ground
31	NC	-	Not Connected
32	VDR1	P	Gate drive voltage regulator decoupling pin, capacitor to GND is required
33	BST1B	P	Bootstrap supply, external capacitor to OUT1B is required
34	PGND1B	P	Ground
35	OUT1B	O	Power stage PWM output 1B
36	OUT1B	O	Power stage PWM output 1B
37	PVDD1B	P	Power supply for PWM Power stage 1A, 1B
38	PVDD1A	P	Power supply for PWM Power stage 1A, 1B
39	OUT1A	O	Power stage PWM output 1A
40	OUT1A	O	Power stage PWM output 1A
41	PGND1A	P	Ground
42	BST1A	P	Bootstrap supply, external capacitor to OUT1A is required
43	/RESET	I	Active low to reset, Schmitt trigger input
44	AD	I	I <sup>2</sup> C Device address selection
45	CLK_I	I	System master clock, Schmitt trigger input
46	CLK_O	O	System master clock, Schmitt trigger output
47	VDD_IO	P	Power supply for digital interface I/O, 3.3V
48	VDD_PLL	P	Regulator output for PLL digital block, 1.2V
-	Thermal Pad	P	This pad should be connected to Ground

P = Power Supply or Ground, I = Input, O = Output, I/O = Input/Output

Table 1. NTP8212G Pin Description

## 4. CHARACTERISTICS AND SPECIFICATIONS

### 4.1. Absolute Maximum Ratings

Parameter	Reference	Rating	Unit
DVDD voltage	DGND	-0.3 ~ 1.5	V
VDD_IO voltage	GND_IO	-0.3 ~ 5.25	V
Logic input voltage	GND	-0.3 ~ 5.25	V
Logic output voltage	GND	-0.3 ~ 5.25	V
PVDDXX voltage	PGNDXX	30	V
OUTXX voltage	PGNDXX	-0.3 ~ PVDDXX	V
BSTXX voltage	PGNDXX	36	V
VDRX voltage	PGNDXX	6.0	V
Junction temperature	T <sub>j</sub>	150	°C

### 4.2. Recommended Operating Conditions

Parameter	Reference	Min	Typ	Max	Unit
VDD_IO voltage	GND_IO	3.0	3.3	3.6	V
PVDDXX voltage	PGNDXX	4.5		28	V
VDRX voltage	PGNDXX	4.7	5.1	5.6	V
Ambient operating temperature	T <sub>AMB</sub>	-10		85	°C

### 4.3. DC Electrical Characteristics

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Logic Block (VDD_IO=3.3V, T<sub>A</sub>=+25°C, unless otherwise specified.)</b>						
Input High Voltage	V <sub>IH</sub>	-	2.08			V
Input Low Voltage	V <sub>IL</sub>	-	-0.3		0.89	V
Schmitt trig. Hysteresis	Δ V			0.29		V
Input current	I <sub>I</sub>	V <sub>IN</sub> =V <sub>IL</sub> MAX, DVDD=MIN	-50			uA
		V <sub>IN</sub> =V <sub>IH</sub> MIN, DVDD=MIN			50	uA
Input leakage current	I <sub>IL</sub>	V <sub>IN</sub> =VSS, DVDD=MIN	-10		10	uA
Output Low voltage	V <sub>OL</sub>	I <sub>OL</sub> =-4mA	0		0.4	V
Output High voltage	V <sub>OH</sub>	I <sub>OH</sub> =4mA	2.4		3.6	V
LDO output voltage	V <sub>LDO</sub>	DVDD	1.08		1.32	V
<b>Driver Block (PVDDXX=20V, T<sub>A</sub>=+25°C, unless otherwise specified.)</b>						
Current consumption	I <sub>CC</sub>	VDD_IO=3.3V, No Input, No Load		27		mA
	I <sub>PVDD</sub>	PVDD=18V, No Input, 6 Ω Load with 10uH inductor		30		
	I <sub>PVDD</sub>	PVDD=24V, No Input, 8 Ω Load with 10uH		36		
	I <sub>PVDD</sub>	PVDD=24V, Shutdown, 8 Ω Load with 10uH		0.2		uA
Peak current limit	OCP	-	5.0		8.0	A
Thermal shutdown temperature	OTP-			150		°C
Under voltage protection limit	UVP	-		3.9	4.15	V

#### 4.4. Performance Specification

Speaker Amplifier					
Parameter	Condition	Min	Typ	Max	Unit
SNR	AES17, A-weighting filter		95		dB
THD+N	1W, 1kHz		0.1		%
Cross talk	PVDD=24V, Output Power=1W@ 8Ω		70		dB
Output noise voltage	No input		300		uV
Efficiency			90		%
PWM frequency			384		KHz

#### 4.5. Switching Characteristics – I<sup>2</sup>C Control

Parameter	Symbol	Condition	Min		Max	Unit
<b>I<sup>2</sup>C Control Port</b>						
SCL clock frequency	F <sub>scl</sub>		-		400	kHz
Hold time for START condition	T <sub>hdsta</sub>		600		-	ns
Low period of the SCL clock	T <sub>low</sub>		1300		-	ns
High period of the SCL clock	T <sub>high</sub>		600		-	ns
Rise time of SDA and SCL signals	T <sub>rise</sub>		-		300	ns
Fall time of SDA and SCL signals	T <sub>fall</sub>		-		300	ns
Setup time for STOP condition	T <sub>susto</sub>		600		-	ns




Figure 3. I<sup>2</sup>C Mode Timing

#### 4.6. Switching Characteristics – Audio Interface

Parameters	Symbol	Min	Max	Unit
BCK high time	t <sub>bh</sub>	20	-	ns
BCK low time	t <sub>bl</sub>	20	-	ns
SDATA setup time before BCK rising edge	t <sub>ds</sub>	10	-	ns
SDATA hold time after BCK rising edge	t <sub>dh</sub>	10	-	ns
WCK setup time before BCK rising edge	t <sub>ws</sub>	20	-	ns
BCK rising edge before WCK edge	t <sub>wh</sub>	20	-	ns




Figure 4. Audio Interface Timing

## 5. I<sup>2</sup>C BUS OF NTP8212G

The NTP8212G uses an industry standard Inter IC Control (I<sup>2</sup>C) bus to communicate with host IC. A host IC can write or read internal registers of the NTP8212G via the I<sup>2</sup>C bus.

### 5.1. General Description of I<sup>2</sup>C Bus

The I<sup>2</sup>C bus uses two signal lines – a serial clock line (SCL) and a serial data line (SDA). Because the SDA line is open-drain type port, both the NTP8212G and a host IC can only drive these pins low or leave them open.

In I<sup>2</sup>C bus, a master device means the device which generates serial clock on the SCL. A slave device means the device which receives serial clock. There can be many master and slave devices on an I<sup>2</sup>C bus. But, when one master device works on the bus, the other master devices should not generate signal on the lines. These unexpected interrupts can make other slave devices to fail to communicate with the master device.

The NTP8212G supports only slave mode of I<sup>2</sup>C bus. So, the NTP8212G always receives serial clock from a host IC. The slave mode is enough to write/read data to/from the NTP8212G.




Figure 5. Basic Signaling Elements of I<sup>2</sup>C Bus

If there are no communication on I<sup>2</sup>C bus, lines must keep in high state. I<sup>2</sup>C bus begins communication with the start condition and ends communication with the stop condition. The start condition can be generated by changing the SDA state high to low, during the SCL state remains in high. The stop condition can be generated by changing the SDA state low to high during the SCL remains in high state. Be aware that the stop condition always reset the internal status of I<sup>2</sup>C bus control logic. Except these two conditions, the SDA may not change during the SCL in high state. Otherwise, abnormal start or stop condition will be generated.

I<sup>2</sup>C bus transfers the MSB of a byte on 1st data slot and the LSB of a byte on 8th data slot. I<sup>2</sup>C bus checks success or fail of transfer on every 1 byte transfer. The device which found an expected data on SDA must generate acknowledgement (keep low on SDA) on 9th clock. If there is no acknowledgement on 9th clock, the device which generated a data on SDA may stop transfer. The NTP8212G will generate acknowledgement for every successful data transfer of 1 byte in write mode. But, in read mode, because data is generated by the NTP8212G, the NTP8212G will not generate an acknowledgement. In this case, on the contrary, the NTP8212G will check SDA state on 9th clock that the master device received a read data properly.

Last 8th bit of the 1st byte is used to indicate whether the master device want to write or read data.


#### 5.1.1. Writing Operation

When last 8th bit of the 1st byte is set to low state, the writing operation of bus begins. The NTP8212 supports 3 kind of writing operations which presented on **Figure 6**.

The type presented on **Figure 6-(a)** is single byte write operation. "Sub address" on 2nd byte means the internal register address of the NTP8212. The "Data" on 3rd byte will be written into the internal register address on "Sub address". If stop condition is not generated, writing "data" on specific "sub address" can be repeated like **Figure 6-(b)**. "Data #n" will be written on "sub address #n".


The type presented on **Figure 6-(c)** is burst byte write operation under address auto increment mode. The AIF is the address Auto Increment Flag which is 1st bit of 2nd byte of I<sup>2</sup>C packet. On SDA, if AIF is

set to high state, the NTP8212 starts auto incrementing the address with respect to given “sub address” and host send write data continuously over SDA. In AIF mode, access to the register addresses 0x3B~0x49, 0x4F and 0x5E are automatically skipped.



**Figure 6. Single Byte Write Mode Sequence**

**Figure 7-(a)**, **Figure 7-(b)**, and **Figure 7-(c)** represent 4 byte writing operations. Coefficient Mode Register address 0x00~0x6B are used to configure Bi-Quad filter coefficients, Low Shelf BQ filter coefficients, Loudness gains and DRC clip down gain. The data size of these coefficients and gains is 4 byte for each. The difference between 4byte writing operation and single byte writing operation is only the size of transferring data. So, after sending “Sub address”, 4 sequential bytes must be transferred from the MSB(most significant byte) to the LSB(least significant byte) sequence. The type presented on **Figure 7-(c)** is quad byte write operation under address auto increment mode, AIF function. Please compare the data transfer size between **Figure 6** and **Figure 7**.



**Figure 7. Quad Byte Write Mode Sequence**

In write operation, the register 0x7E value needs to be set first for performing the configuration of the registers belong to all channels. The 0x7E register also support to configuring byte writes operation and word i.e. 4 byte writes operation.

If 0x7E register is configure to 0x00, it support byte write operation and for word i.e. 4 byte write operation for each channel it needs to configure as 0x01 for channel 1, 0x02 for channel 2 and 0x08 for PEQ coefficient. Also to configure channel1 and channel2 with the same values, the 0x7E register needs to configure as 0x03. So the same values get sets for both the channel with only one write operation.

The ROM BQ addresses from 0x00 to 0x09 and from 0x14 to 0x3B are used for the Bi-Quad filter coefficients in the coefficient mode. Each Bi-Quad filter uses 5 coefficients. Any unexpected coefficient value changes on any part of 5 coefficients can generate unstable Bi-Quad filter response. For example, if only one of 5 coefficients for a Bi-quad filter is changed and downloaded, its combined 5-coefficient set can have unstable operation while old and new coefficients are mixed together.

Therefore to prevent this kind of problem, the NTP8212G writes coefficients to coefficient registers only when the last 5th coefficients of each Bi-Quad filter are downloaded, which means all of 5 coefficients are fully ready. Please refer to 9.1 for more detailed operation.

### 5.1.2. Reading Operation

**Figure 8-(a)** represents single byte reading operation from the NTP8212G. To read data from the NTP8212G, generate start condition to start transfer. After then, send “slave address” with write mode flag and send the register address(sub address). By regenerating start condition (Sr) again and transferring “slave address” with read mode flag, reading operation begins. The NTP8212G will generate data on SDA signal synchronizing with serial clocks on the SCL. Because the SDA signal generated from the NTP8212G, the master device must generate ACK on 9th slot to confirm that the master received read 1 byte successfully. However, if this is just one byte reading operation, NAK (not acknowledged) signal must be generated to end transfer.

When AIF set to high on sub address like **Figure 8-(b)**, data will be read continuously with register addresses which are increased from initial “sub address” for every byte. In continue reading operation, the master must generate ACK signal on every 9th bit of the packet to confirm that master has received 1 byte successfully. Otherwise, reading operation will be terminated.

At the end of AIF reading operation, the NAK should be generated on 9th bit of the last data read to stop the AIF continuous reading operation. Also in reading operation access to the register mention in the “Write Operation’ are skipped.




Figure 8. Single Byte Read Mode Sequence

**Figure 9** represents quad byte reading operation. The difference between quad byte reading operation and single byte reading operation is only the size of receiving data. So, after sending “Sub address”, 4 sequential bytes must be received from the MSB to the LSB sequence.

The type presented on **Figure 9-(b)** is quad byte read operation under address auto increment mode, AIF function. Please compare the data receive size between **Figure 8** and **Figure 9**.

Before reading operation, the value of register 0x7E should be set first. In case single byte reading operation, set the register 0x7E to “0000”. In case 4 byte reading operation, set the register 0x7E to “0001” for channel1, “0010” for channel2 or “1000” for PEQ coefficient.




Figure 9. Quad Byte Read Mode Sequence

In read operation, the register 0x7E value needs to be set first for performing the configuration of the registers belong to all channels. The 0x7E register also support to configuring byte reads operation and word i.e. 4 byte reads operation.

If 0x7E register is configure to 0x00, it support byte read operation and for word i.e. 4 byte read operation for each channel it needs to configure as 0x01 for channel 1, 0x02 for channel 2 and 0x08 for PEQ. Also to configure channel1 and channel2 with the same values, the 0x7E register needs to configure as 0x03. So the same values get sets for both the channel with only one read operation.

### 5.2. I<sup>2</sup>C Glitch Filter

To clean out the threats of noise in today's high-speed-board system, the NTP8212G has a glitch elimination filter on the I<sup>2</sup>C ports. Glitches in the transmission lines of the I<sup>2</sup>C port can be safely removed with this function. Please refer to the register 0x39.

### 5.3. I<sup>2</sup>C Slave Address

The NTP8212G supports up to four slave address. So, four NTP8212G can be connected to the same MCU at the same time. For multi-chip operation, use the proper I<sup>2</sup>C slave address according to AD pin and the initial state of MONITOR\_0 pin as shown in **Table 2**.

		MONITOR_0		
Pin name	Value	Pull-down ('L')	Pull-up ('H')	No pd / pu (default: 'L')
AD	0	Addr : 0x54	Addr : 0x58	Addr : 0x54
	1	Addr : 0x56	Addr : 0x5A	Addr : 0x56

Table 2. I<sup>2</sup>C Slave Address

## 6. CLOCK, RESET & CONTROL

### 6.1. System Clock

The internal system clock of the NTP8212G is generated from an external master clock by the on-chip PLL. The NTP8212G supports external master clock frequency from 2.048 MHz to 24.576MHz. For proper operation, the registers for the PLL should be set correctly according to master clock frequency (Address 0x02).

### 6.2. Timing Sequence

For proper power up, initialization and power down of NTP8212G, it is recommend to use the following sequence as shown in **Figure 10**.




Figure 10. Recommended Timing Sequence

#### 6.2.1. Power-Up & Initialization Sequence

- 1) Ramp up VDD<sub>IO</sub> to at least 3.3V.
- 2) Ramp up PVDD.
- 3) After 0.5msec ( $T_1 \geq 0.5\text{msec}$ ), drive /RESET = High, and then wait for at least 1msec ( $T_2 \geq 1\text{msec}$ ).
- 4) Hold /RESET Low for at least 0.1usec ( $T_3 \geq 0.1\mu\text{s}$ ).
- 5) Drive /RESET = High, and then wait for at least 0.5msec for I<sup>2</sup>C communication ( $T_4 \geq 0.5\text{msec}$ ).
- 6) BCK signal should arrive at least 1msec before I<sup>2</sup>C initialization sequence ( $T_5 \geq 1\text{msec}$ ).
- 7) Execute both amp initialization sequence (e.g. clock, volume, DRC, PEQ setup) and Sound on sequence.

#### 6.2.2. Power-Down Sequence

- 1) When both DC and AC power are off, make sure to execute sound off sequence.
- 2) Switch /RESET to Low after sound off sequence ( $T_6 \geq 0.5\text{msec}$ ).
- 3) BCK and I<sup>2</sup>C should be Low after sound off sequence ( $T_7 \geq 0.5\text{msec}$ ).
- 4) After I<sup>2</sup>C is Low, ramp down VDD<sub>IO</sub>.

### 6.3. Sound On/Off Sequence

For proper sound on/off of NTP8212G, use the following sequence as shown in **Figure 11**.




Figure 11. Sound On & Off Sequence

## 7. AUDIO INPUT

### 7.1. I<sup>2</sup>S and Serial Audio Interface

NTP8212G receives audio data through digital audio interface. There are 2 different formats generally used in digital audio interface - the Inter-IC Sound (I<sup>2</sup>S) Interface and General Serial Audio Interface (GSA). These two interfaces have some common features.

These interfaces use 2 clock lines and 1 data line to transfer audio data. One of these clock lines is the WCK. A period of the WCK is same with sampling period of audio data. This property enables the clock receiving device to synchronize data word-wise transmitting or receiving timing with clock generating device. Another functional aspect of the WCK is indication of current channel. In I<sup>2</sup>S mode, low state of the WCK indicates 1st channel or left channel, and high state of the WCK means 2nd channel or right channel.

The other clock line is BCK. This clock line is used to synchronize bit-wise timing. The number of clock for one WCK period can be selected on BCKS(Bit Clock Size Select) of register address 0x01.

NTP8212G functions as a slave on the bus. In slave mode, NTP8212G receives WCK and BCK from external source. The data transfer is done via SDATA line. The data being synchronized with the BCK must be loaded on this line. NTP8212G reads data on the rising edge of the BCK. NTP8212G reads data from defined bit range of WCK period. The bit range is selected by the interface type.

The bit range for I<sup>2</sup>S is predefined. GSA interface can select a bit range with LRJ, MLF and BS of register address 0x01. Please refer to in **Figure 12**.

#### 7.1.1. I<sup>2</sup>S Glitch Filter

To clean out the threats of noise in today's high-speed-board system, the NTP8212G has a glitch elimination filter on the I<sup>2</sup>S ports. Glitches in the transmission lines of the I<sup>2</sup>S port can be safely removed with this function. Please refer to the register 0x61.

### 7.2. SDATA Generator

The SDATA generator of NTP8212G sends out I<sup>2</sup>S out signal. In order for SDATA out process to function stably, the falling of BCK should either synchronize or occur ahead of falling or rising of WCK. Refer to the register Address 0x5F in the **Appendix A** and refer to the **4.6. Switching Characteristics – Audio Interface**.

### 7.3. Asynchronous Sample Rate Conversion

NTP8212G provides ASRC(Asynchronous Sample Rate Conversion) for input data sample rate from 8kHz to 192kHz.

ASRC can give seamless data continuity when clock sources of input I<sup>2</sup>S and MCLK are different. Another benefit of ASRC is audio processing can be done without any change of register settings when there happens an alteration in the input sample rate.

If ASRC is to be used, the LSB of 0x56 register, i.e. BYPASS, should be set as '0'. The default setting of BYPASS in the 0x56 register is '1', which means ASRC is disabled and synchronous conversion is applied.




Figure 12. Serial Audio Interface Format

## 8. MIXER

Channel mixer can be used in lots of application needs like pseudo stereo and etc. User can mix input channels into each output channels with designated gains and polarity. Step size of mixer gain is variable according to the gain level as shown below.

Volume Range (dB)	Step (dB)
+18 ~ +6	1
+5.5 ~ -5.5	0.5
-6 ~ -32	1
≤ 32	-∞

Table 3. Variable Step Mixing Gain

In total, 4 mixing gain coefficients denoted as M[0x03], M[0x04], M[0x05], M[0x06] are defined as shown in the equation below. Each Mxx stores volume value in dB scale, and the number values versus gain in dB are shown in the **Appendix C**. There are some places in the mixing matrix that are considered as trivial connections and thus predefined as -∞ dB.

$$[\text{Output Channels}] = [\text{Mixer Matrix}] \times [\text{Input Channels}]$$




Figure 13. Mixer Matrix


In order to load mixer coefficients into internal memory, send the index value in the gain value table to the register address 0x03~ 0x06.

## 9. PRE-PROCESSING

### 9.1. Pre Bi-Quad Filter Chain

NTP8212G has two kinds of Bi-Quad filter chains. One is Pre Bi-Quad filter chain and the other is Post Bi-Quad filter chain for bass management, loudness control, loud-speaker EQ, etc.

The former is called pre Bi-Quad filter chain and two 2nd order floating point Bi-Quad filters are connected serially to all the three channels. The structure is shown in **Figure 14**.




**Figure 14. Pre Bi-Quad Filter Structure**

Filter coefficients are 32-bit floating point numbers and can be downloaded thru I<sup>2</sup>C interface. To download the pre Bi-Quad filter coefficients to internal memory of NTP8212G, designer should change the flags of register Address 0x7E to 'enable coefficient write' status.

When CH1(or CH2) Flag of register Address 0x7E is set to 1, coefficient mode register address 0x00~0x04 designates coefficients of 1st pre Bi-Quad filter chain of channel 1(or channel 2) and indicates b0, b1, b2, a1, a2 respectively. coefficient mode register address 0x05~0x09 designates the coefficients of 2nd chain of channel 1(channel 2).

The Bi-Quad filter structure is shown in **Figure 15**.



**Figure 15. Bi-Quad Filter Structure**

### 9.2. 3D Surround

3D surround expands the sound field of two channel stereo to the extent that is wider than the actual speaker spacing. Because this feature is acoustically valid for two channel signal, no other channels except channel 1/2 have this internal block.

NTP8212G realizes the 3D effect by combining delay and band-pass filter. At first, define the size of delay by using register Address 0x0D. Possible maximum delay is 40 samples delay and this is about 0.4msec based on 96kHz signal input.

And then download the band-pass filter coefficients to internal memory of NTP8212G (same with the Bi-Quad filter coefficient download procedure). The BPF is two 2nd order IIR filter. Each channel can have different BPF. Change the 3D flag status of register Address 0x7E to 'enable coefficient write' status and write the actual coefficient values to ten register Addresses 0x0A~ 0x13. Also, internal 2x2 mixer helps ease of design. For using 3D mixer, download the gain values to two coefficient mode register addresses 0x3C~0x3D.




Figure 16. 3D Surround Structure

### 9.3. Configurable Graphic Equalizer

NTP8212G provides 5 band graphic equalizer and PEQ to 1/2 channel. EQ on/off can be selected by EQ flag of register Address 0x0F.

The gains for each band can be controlled by writing the gain values (refer Graphic equalizer band gain table in **Appendix C**) to register Addresses 0x10~14 respectively.

In PEQ the BQ1 ~ BQ5 can be used as programmable Bi-Quad filters.




Figure 17. Configurable Graphic Equalizer

### 9.4. Post Bi-Quad Filter Chain

The post Bi-Quad filter chains of NTP8212G can be used in various purposes - bass management, loudness control, parametric EQ, loud-speaker EQ, etc. Independent filter design for 1, 2 channels are possible and five 2nd order floating point parametric filters are linked serially. Especially for loudness control, as shown in **Figure 18**, last 3 filters are different from first 2 filters.

Filter coefficients are 32-bit floating point numbers and can be downloaded thru I<sup>2</sup>C interface. To download post Bi-Quad filter coefficients to NTP8212G, select download channel by using CH flag in register Address 0x7E first. And then write actual coefficient values, from 0x14 to 0x3B for Ch1&2 Control in the coefficient mode register address.

coefficient mode register address 0x14~0x18 designates 1st chain coefficients and means b0, b1, b2, a1, a2 in sequence. Address 0x19~0x1D designates 2nd chain, and so on. The enable/disable operation of these Bi-Quads can be made by using BQF flag in register Addresses 0x17~0x1A.

(refer register Address table in **Appendix A** and refer coefficient mode register address table in **Appendix B**)




Figure 18. Post Bi-Quad Filter Structure

### 9.5. Loudness Control

NTP8212G provides loudness control function using post Bi-Quad filter chains. Loudness control means the compensation of frequency characteristics in low volume level to fit the acoustic characteristics of human ears.

There are 3 Bi-Quad filters for loudness gain per each channel. To download a loudness gain of each Bi-Quad, the page flag register 0x7E should be set as same in the case of downloading the filter coefficients. The loudness gain values are applied for both channel 1 and 2 and when downloading the loudness gain values, a user should set the register 0x7E as 0x03.

loudness gains of CH1/CH2	Coefficient mode register Address		
	0x3E	0x3F	0x40
register Address 0x7E= 0x03 case	L1	L2	L3

Table 4. Address for Loudness Gain

## 10. VOLUME & DYNAMIC RANGE CONTROL

Master and channel volumes of the NTP8212G are independently controlled and softly changed. The system register address 0x2E is the master volume control that affects 2 channels simultaneously and the address 0x2F and 0x30 correspond to the channel volume control register for channel 1 and 2 respectively.

The possible Maximum Gain is +48.375dB with using master volume fine control, master volume and channel volume because the master volume applies the gain to an input signal independent from a channel volume. However, in such a case, a clipping might occur to prevent a signal overflow error if the magnitude of the input signal is large enough to exceed 0dB under the combined volume setting.

### 10.1. Master Volume Control

By setting volume control register (address 0x2E), master volume is controlled from negative infinity through 24dB with selectable step size as follows. For details on the master volume setting, see the register value table shown in **Appendix C**.

Step	Range
0.5 dB	+24 ~ -100 dB
10 dB	-100 ~ -150 dB

Table 5. Level Dependent Master Volume Steps

### 10.2. Channel Volume Control

By setting volume control registers (address 0x2F~0x30), channel volumes are independently controlled from negative infinity through +24dB with two selectable step sizes as described below, and in the **Appendix C**, exact values for channel volume setting are described.

Step	Range
0.5 dB	+24 ~ -100 dB
10 dB	-100 ~ -150 dB

Table 6. Level Dependent Channel Volume Steps

### 10.3. Master Volume Fine Control

Fine control for master volume is possible (+0.0625dB step up to maximum +0.4375dB boost). Refer the system register Address 0x2D in the **Appendix A**.

### 10.4. Mute and Soft Volume Change

The NTP8212G enters mute state by setting soft mute flag of register Address 0x26. Soft mute is implemented so that the volume gradually increases or decreases when mute is turned off or on respectively. Also the soft mute speed and soft volume change speed rates are programmable. Designers can minimize the pop noise by controlling the soft mute speed and volume change intervals. Refer SMH flag of register Address 0x26 and SVI flag of register Address 0x32.

### 10.5. Auto Mute

The NTP8212G can mute the sound automatically when the level of input audio signal is lower than the register-controlled threshold value. The mute can be done PWM switching with 50 % duty ratio. Auto mute is supported for internal channels 1~3 after 2x3 mixer block. Refer register Address 0x33 and 0x34.

### 10.6. Dynamic Range Control

Dynamic range control can be turned on or off with programmable compression threshold and attack/release rates. The threshold parameters of DRC can be controlled separately for channel 1/2. For detailed setting, please refer to the system register Addresses 0x1C~0x25 and refer to the coefficient mode register addresses in Table 7.




Figure 19. Block Diagram of Dynamic Range Control

2B' DRC Coefficient Mode Register Address	0x46 ~ 0x4A	0x4B ~ 0x4F	0x50 ~ 0x54	0x55 ~ 0x59	0x5A ~ 0x5E	0x5F ~ 0x63
When System Register Address 0x7E = 0x03	BQ1_Low	BQ2_Low	BQ3_High	BQ4_High	Attack Low	Attack High

2B' DRC System Address	0x1D	0x1F	0x1C	0x1E
When system address 0x7E = 0x00	Attack/ Release time control of L-DRC	Attack/ Release Time control of H-DRC	THD gain low	THD gain high

Table 7. DRC Coefficient Mode Register Map & System Register Map for Dynamic Range Control

## 11. OUTPUT INTERFACE

### 11.1. Output Configuration

The output mode of NTP8212G is 2.0 stereo reproduction mode. To produce proper output signal, register 0x35~0x37 should be set to appropriate values.

### 11.2. AM Interference Relief Mode

The NTP8212G has AM interference reduction mode. In this mode SNR performance of NTP8212G can be degrade down to 90 dB and the PWM switching frequency is spread from 384kHz through 768kHz.

### 11.3. Switching Output Mode

There are two selectable switching output modes in NTP8212G. The difference between two output modes lies in the relationship of the relative signal pattern between PWM OUTxA and PWM OUTxB for a channel x. The first one is called as AD mode. This AD mode can be applied to both half bridge and full bridge output stage.




Figure 20. PWM Output Signals in AD Mode

AD asynchronous pair means the normal AD mode PWM output. In other words, An output and B output of each PWM output pair are mutually complementary. In the case of AD synchronous pair, An output and B output is perfectly identical, and its relation is not complementary. This is useful in some special case including single-ended power stage design.

The other one is called as NTX (Neo Trinity Amplification), which is D-BTL mode. This mode is applied only for BTL, and its operation is dynamically-biased BTL, compared to the normal BTL. An example of output signals in D-BTL mode is shown in **Figure 21**.





Figure 21. PWM Output Signals in D-BTL Mode

For D-BTL mode, there are two additional parameters, which is MLP (Minimum Linear Pulse Length). MLP defines the minimum pulse length that can guarantee a linear relationship between the input and output pulse length. Generally, the width of the output pulse is proportional to that of the input pulse. However, as the width of input pulse becomes narrower, such linear relation is not maintained due to the characteristic of a power device. The minimum MLP value is preferred as long as linear relationship between the input and the output pulse is satisfied. In addition, in terms of power consumption, a minimal MLP value is preferred.

This compensation is illustrated in **Figure 22**.




**Figure 22. Compensation by MLP**

#### 11.4. Soft Start


The soft\_start reduces pop noise by controlling rapidly increased energy of PWM.

To begin soft\_start operation, PWM soft start enable register (0x52: PSE) should be set to high, and then PWM switching on/off register (0x27: POF) should be set to low. The duty ratio of PWM output increases from 127:1 (Low:High) to 50:50 (Low:High). Step repeat time register (0x52: SRT) means repeat number of PWM output. Soft\_start operation with 17 repetitions is shown in the **Figure 23**.



**Figure 23. Soft Start Operation Timing**

## 12. TYPICAL APPLICATION SCHEMATICS (2CH Stereo)



## 13. APPENDIX

### A. Configuration Register Summary

#### Addr 0x00: Audio Input Format

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	FSM			INS	

Name	Description	Value	Meaning	Ref.
INS	Input format	b'00	I <sup>2</sup> S, slave mode	
		b'01	I <sup>2</sup> S, master mode	
		b'10	General serial audio, slave mode	
		b'11	General serial audio, master mode	
FSM	Sampling Frequency in Master mode I <sup>2</sup> S	b'000	48 kHz	
		b'001	8 kHz	
		b'010	16 kHz	
		b'011	32 kHz	
		b'100	12 kHz	
		b'101	24 kHz	
		b'110	96 kHz	
		b'111	192 kHz	

#### Addr 0x01: General Serial Audio Format

Bit	7	6	5	4	3	2	1	0
Name	X	X	BCKS		BS		MLF	LRJ

Name	Description	Value	Meaning	Ref.
LRJ	Serial data justify	b'0	Left justify	
		b'1	Right justify	
MLF	Serial bit order	b'0	MSB first	
		b'1	LSB first	
BS	Serial bit size	b'00	24 bit	
		b'01	20 bit	
		b'10	18 bit	
		b'11	16 bit	
BCKS	Bit clock size select	b'00	64 BCK/WCK	
		b'01	48 BCK/WCK	
		b'10	32 BCK/WCK	

#### Addr 0x02: Master Clock Frequency Control

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	MCF	

Name	Description	Value	Meaning	Ref.
MCF	Master Clock Frequency	b'00	12.288 MHz	
		b'01	24.576 MHz	
		b'10	18.432 MHz	
		b'11	User defined frequency.	

**Addr 0x03~0x06: Mixer Gain**

Bit	7	6	5	4	3	2	1	0
Name	X	MG						

Name	Description	Value	Meaning	Ref.
MG	Mixer gain	h'00 ~ h'7F	Mixer gain (refer to gain table)	

**Reserved Addr 0x07~0x0B****Addr 0x0C: Front Bi-quad Filter Chain (FBQ) Configurations for Ch 1&2**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	FBQ22	FBQ21	FBQ12	FBQ11

Name	Description	Value	Meaning	Ref.
FBQ11	1 <sup>st</sup> FBQ flag for CH1	b'0	Bypass	
		b'1	Enable	
FBQ12	2nd FBQ flag for CH1	b'0	Bypass	
		b'1	Enable	
FBQ21	1 <sup>st</sup> FBQ flag for CH2	b'0	Bypass	
		b'1	Enable	
FBQ22	2nd FBQ flag for CH2	b'0	Bypass	
		b'1	Enable	

**Addr 0x0D: 3D Delay Amount**

Bit	7	6	5	4	3	2	1	0
Name	X	X	3D_Delay					

Name	Description	Value	Meaning	Ref.
3D_Delay	3D_Delay	h'01	0 ~ 40 (unsigned decimal)	

**Addr 0x0E: 3D Effect Control Configuration**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	X	3DEN

Name	Description	Value	Meaning	Ref.
3DEN	3D Bypass Flag	b'0	3D off	
		b'1	3D on	

**Addr 0x0F: Equalizer (EQ) Configuration**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	EQ	

Name	Description	Value	Meaning	Ref.
EQ	Graphic equalizer configuration	b'00	<b>Bypass</b>	
		b'01	5-band graphic equalizer (GEQ) mode (0x10~0x14 let GEQ choose preset BQ coeffs)	
		b'11	Programmable Graphic Equalizer (PEQ) 5 biquad chain is programmed for application-specific equalizer (refer to 0x7E register to program)	

**Addr 0x10~0x14: GEQ Gain for Band 1 ~ 5**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	BG				

Name	Description	Value	Meaning	Ref.
BG	Band Gain		See register value table.	

Name	Address	Band	Default	GEQ Default frequency	Ref.
BG	0x10	BQ1	b'00000	100Hz	
	0x11	BQ2	b'00000	300Hz	
	0x12	BQ3	b'00000	1kHz	
	0x13	BQ4	b'00000	3kHz	
	0x14	BQ5	b'00000	10kHz	

**Addr 0x15: CH1&CH2 Prescaler Value Configuration**

Bit	7	6	5	4	3	2	1	0
Name	PS							

Name	Description	Value	Meaning	Ref.
PS	Prescaler	h'00 ~ h'FF	208 ( <b>0xD0</b> )default	

**Reserved Addr 0x16**

**Addr 0x17~0x18: Post Biquad Filter (PBQ) Configuration0 for Ch 1 and Ch 2, respectively**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	BQ5	BQ4	BQ3	BQ2	BQ1

Name	Description	Value	Meaning	Ref.
BQ1	On/off Bi-Quad 1 of ch. n (n= 1,2)	b'0	Bypass Bi-Quad 1 of channel n	
		b'1	Enable Bi-Quad 1 of channel n	
BQ2	On/off Bi-Quad 2 of ch. n (n= 1,2)	b'0	Bypass Bi-Quad 2 of channel n	
		b'1	Enable Bi-Quad 2 of channel n	
BQ3	On/off Bi-Quad 3 of ch. n (n = 1,2)	b'0	Bypass Bi-Quad 3 of channel n	
		b'1	Enable Bi-Quad 3 of channel n	
BQ4	On/off Bi-Quad 4 of ch. n (n = 1,2)	b'0	Bypass Bi-Quad 4 of channel n	
		b'1	Enable Bi-Quad 4 of channel n	
BQ5	On/off Bi-Quad 5 of ch. n (n = 1,2)	b'0	Bypass Bi-Quad 5 of channel n	
		b'1	Enable Bi-Quad 5 of channel n	

**Addr 0x19~0x1A: Post Biquad Filter (PBQ) Configuration1 for Ch 1 and Ch 2, respectively**

Bit	7	6	5	4	3	2	1	0
Name	X	X	BQ8		BQ7		BQ6	

Name	Description	Value	Meaning	Ref.
BQ6	On/off Bi-Quad 6 of ch. n (n = 1,2)	b'00	Bypass Bi-Quad 6 of channel n	
		b'01	Enable Bi-Quad 6 of channel n	
		b'10	Enable Bi-Quad 6 as Loudness Filter	
BQ7	On/off Bi-Quad 7 of ch. n (n = 1,2)	b'00	Bypass Bi-Quad 7 of channel n	
		b'01	Enable Bi-Quad 7 of channel n	
		b'10	Enable Bi-Quad 7 as Loudness Filter	
BQ8	On/off Bi-Quad 8 of ch. n (n = 1,2)	b'00	Bypass Bi-Quad 8 of channel n	
		b'01	Enable Bi-Quad 8 of channel n	
		b'10	Enable Bi-Quad 8 as Loudness Filter	

**Reserved Addr 0x1B****Addr 0x1C: DRC Control 0**

Bit	7	6	5	4	3	2	1	0
Name	CPR_L	CTS_L						

Name	Description	Value	Meaning	Ref.
CTS_L	DRC threshold for low band	b'000 0000 ~ b'111 1111	-57 ~ 12dB unsigned 7-bit DRC threshold for 1 band mode. In 2 band mode, it will control the threshold of low band. Refer to DRC threshold value table for threshold values.	
CPR_L	DRC enable for low band	b'0 b'1	Dynamic Range Compression off Dynamic Range Compression on	

**Addr 0x1D: DRC Control 1**

Bit	7	6	5	4	3	2	1	0
Name	X	C1C_L			X	A1C_L		

Name	Description	Value	Meaning	Ref.
A1C_L	DRC attack time (low band)	b'000 ~ b'111	Attack time control for 1 band mode. In 2 band mode, it will control the attack time of low band. (See attack time table below.) <b>(default = b'001)</b>	
C1C_L	DRC release time (low band)	<b>b'000</b> ~ b'111	Release time control for 1 band mode. In 2 band mode, it will control the release time of low band. (See release time table below.)	

Value of Register	Attack time 6dB, fs = 96,000
011	30 msec
010	15 msec
001	8 msec
000	4 msec
111	2 msec
110	1 msec
101	0.5 msec
100	0.25 msec

**Table 8. DRC Attack Time Table**

Value of Register	Release time 6dB, fs = 96,000
011	5.0 sec
010	2.0 sec
001	1.0 sec
000	0.5 sec
111	0.2 sec
110	0.1 sec
101	0.05sec
100	0.025sec

**Table 9. DRC Release Time Table****Addr 0x1E: DRC Control 2**

Bit	7	6	5	4	3	2	1	0
Name	CPR_H	CTS_H						

Name	Description	Value	Meaning	Ref.
CTS_H	DRC threshold for high band	<b>b'000 0000</b> ~ b'111 1111	-57 ~ 12dB unsigned 7-bit DRC threshold for high band. It has effect only in 2 band mode. Refer to DRC threshold value table for threshold values.	
CPR_H	DRC enable for high band	<b>b'0</b>	Dynamic Range Compression off	
		b'1	Dynamic Range Compression on	

**Addr 0x1F: DRC Control3**

Bit	7	6	5	4	3	2	1	0
Name	X	C1C_H			X	A1C_H		

Name	Description	Value	Meaning	Ref.
A1C_H	DRC attack time (high band)	b'000 ~ b'111	Attack time control for high band mode. It has effect only in 2 band mode. <b>(default = b'001)</b> (See attack time table in Addr 0x1D.)	
C1C_H	DRC release time (high band)	<b>b'000</b> ~ b'111	Release time control for high band mode. It has effect only in 2 band mode. (See release time table in Addr 0x1D.)	

**Reserved Addr 0x20~0x21**
**Addr 0x22: DRC Control 6**

Bit	7	6	5	4	3	2	1	0
Name	CPR_P	CTS_P						

Name	Description	Value	Meaning	Ref.
CTS_P	DRC threshold for post- band	<b>b'000 0000</b> ~ b'111 1111	-57 ~ 12dB unsigned 7-bit DRC threshold Refer to DRC threshold value table.	
CPR_P	DRC enable for post-band	<b>b'0</b>	Dynamic Range Compression off	
		<b>b'1</b>	Dynamic Range Compression on	

**Addr 0x23: DRC Control 7**

Bit	7	6	5	4	3	2	1	0
Name	X	C1C_P			X	A1C_P		

Name	Description	Value	Meaning	Ref.
A1C_P	DRC attack time (post-DRC)	b'000 ~ b'111	Attack time <b>(default = b'001)</b>	
C1C_P	DRC release time (post-DRC)	b'000 ~ b'111	Release time <b>(default = b'100)</b>	

**Addr 0x24: DRC Control 8**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	DLL				

Name	Description	Value	Meaning	Ref.
DLL	Delay line length	h'00 ~ h'14	Delay line length. 0~20(decimal)	

## Addr 0x25: DRC Control 9

Bit	7	6	5	4	3	2	1	0
Name	CCO	DTS1	DTS2	2BM	ASB	RSB	TSB	CAS

Name	Description	Value	Meaning	Ref.
CAS	Coupled Allpass Structure enable	b'0	Enable coupled allpass structure	
		b'1	Disable coupled allpass structure	
TSB	Threshold parameter select bit	b'0	Uses Threshold parameters in Table	
		b'1	Uses Threshold parameters from external loading	
RSB	Release parameter select bit	b'0	Uses Release parameters in Table	
		b'1	Uses Release parameters from external loading	
ASB	Attack parameter select bit	b'0	Uses Attack parameters in Table	
		b'1	Uses Attack parameters from external loading	
2BM	2band mode enable	b'0	1 band DRC	
		b'1	2 band DRC	
DTS2	P-DRC type select	b'0	P-DRC new mode	
		b'1	P-DRC old mode	
DTS1	LH-DRC type select	b'0	LH-DRC new mode	
		b'1	LH-DRC old mode	
CCO	Clip control option	b'0	Clip on	
		b'1	Clip off	

※ case. 1band DRC : CAS must be enabled.

## Addr 0x26: Soft Mute Control 0

Bit	7	6	5	4	3	2	1	0
Name	SMH	X	X	X	X	X	SM2	SM1

Name	Description	Value	Meaning	Ref.
SMn	Softmute	b'0	increase for channel n	
		b'1	decrease for channel n	
SMH	Softmute speed	b'0	42/46 msec(at 96/88.2kHz))	
		b'1	Hard change	

## Addr 0x27: PWM Switching On/Off Control

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	POF2	POF1

Name	Description	Value	Meaning	Ref.
POFn	Switching output On/off control	b'0	Channel n PWM switching on	
		b'1	Channel n PWM switching off	

**Addr 0x28: PWM\_MASK Control 0**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	SRD	FPMLD	PWMM	

Name	Description	Value	Meaning	Ref.
PWMM	PWM MASK register	b'0	PWM MASK output is low. (reset default)	
		otherwise	PWM MASK output is high.	
FPMLD	Permanent PWM_MASK Low disable flag	b'0	No effect	
		b'1	Reset the auto_PWM_MASK_restore_counter to 0	
SRD	FAULT disable	b'0	FAULT is effect for PROTECT	
		b'1	FAULT is ineffective for PROTECT	

**Addr 0x29: PWM\_MASK Control 1**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	APM	POF

Name	Description	Value	Meaning	Ref.
POF	PWM off flag	b'0	Even if Auto PWM_MASK condition is met, the PWM output of all channel is not affected.	
		b'1	When Auto PWM_MASK condition is met, the PWM output of all channel goes to the defined state which is set by the PWM off state control register (Addr 0x38).	
APM	PWM_MASK flag	b'0	Even if Auto PWM_MASK condition is met, the PWM_MASK output of all channel is not affected.	
		b'1	When Auto PWM_MASK condition is met, the PWM_MASK output goes to Low state.	

**Addr 0x2A: PWM\_MASK Control 2**

Bit	7	6	5	4	3	2	1	0
Name	VMSK3	VMSK2	VMSK1	VMSK0	PMSK3	PMSK2	PMSK1	PMSK0

Name	Description	Value	Meaning	Ref.
PMSK	Masking bit of PWM off control	b'0	Mask bit indicating the validity of n-th bit of Addr 0x5E system register: If the n-th bit of this register is zero, the n-th bit of Addr 0x5E system register is invalid. The n-th bit of Addr 0x5E is valid only when the n-th mask bit is one.	
		b'1		
VMSK	Masking bit of PWM_MASK signal	b'0		
		b'1		

**Addr 0x2B: PWM\_MASK Control 3**

Bit	7	6	5	4	3	2	1	0
Name	IRC				AVRCT	PHT		

Name	Description	Value	Meaning	Ref.
PHT	PWM_MASK Low Hold Time	b'000	0.5 msec Hold Time	
		b'001	1 msec Hold Time	
		b'010	2 msec Hold Time	
		<b>b'011</b>	4 msec Hold Time (Default)	
		b'100	8 msec Hold Time	
		b'101	16msec Hold Time	
AVRCT	Auto PWM_MASK Restore Counter Threshold	b'000	2	
		<b>b'001</b>	5 (Default)	
		b'010	10	
		b'011	15	
		b'100	20	
		b'101	25	
		b'110	30	
		b'111	Infinity	
IRC	Auto PWM_MASK Restore Interval Ratio Control	<b>b'00</b>	2 (Default)	
		b'01	4	

**Addr 0x2C: PWM\_MASK Control 4**

Bit	7	6	5	4	3	2	1	0
Name	SHE	POE	X	X	X	HT2		

Name	Description	Value	Meaning	Ref.
HT2	Hold Time 2 apply start point (restore counter)	b'000	100 msec Hold Time	
		b'001	200 msec Hold Time	
		b'010	400 msec Hold Time	
		<b>b'011</b>	600 msec Hold Time (Default)	
		b'100	800 msec Hold Time	
		b'101	1 sec Hold Time	
		b'110	2 sec Hold Time	
POE	PWM off when PWM_MASK off and PWM on when PWM_MASK Recovers	b'0	Disable	
		<b>b'1</b>	Enable (Default)	
SHE	Second Hold time Enable	<b>b'0</b>	Disable (Default)	
		b'1	Enable	

**Addr 0x2D: Master Volume Fine Control**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	MVFC		

Name	Description	Value	Meaning	Ref.
MVFC	Master volume fine control	<b>h'0 ~ h'7</b>	0 dB ~ 0.5 dB with 0.0625 dB step	

**Addr 0x2E~0x30: Master Volume, and Ch1/2 Volume, respectively**

Bit	7	6	5	4	3	2	1	0
Name	VOL							

Name	Description	Value	Meaning	Ref.
VOL	Volume control	h'00 ~ h'FF	See volume control register tables. Reset default is 0 ( <b>0x00</b> ) ( = -∞ dB) for Master and 207 ( <b>0xCF</b> ) for Channel	

**Reserved Addr 0x31****Addr 0x32: Soft Volume Control**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	SVI	

Name	Description	Value	Meaning	Ref.
SVI	Soft volume change	<b>b'00</b>	Medium speed	
		b'01	High speed	
		b'10	Low speed	
		b'11	soft volume change disable	

**Addr 0x33: Auto-Mute Control for CH1 & CH2**

Bit	7	6	5	4	3	2	1	0
Name	X	EAMC	II	AT				

Name	Description	Value	Meaning	Ref.
AT	Auto-mute detection threshold	<b>b'0000</b> ~ b'1111	Unsigned integer between 0 and 15	
II	Auto-mute response time	<b>b'00</b>	5 msec	
		b'01	50 msec	
		b'10	500 msec	
		b'11	2 sec	
EAMC	Effect of Auto-mute condition	<b>b'0</b>	Auto mute disable(No-Effect)	
		b'1	Continue switching if auto-mute	

**Reserved Addr 0x34~0x37****Addr 0x38: Miscellaneous PWM Control**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	BHL	AHL	MD	

Name	Description	Value	Meaning	Ref.
MD	PWM output mode	<b>b'00</b>	AD mode with asynchronous signal pair	
		b'01	AD mode with synchronous signal pair	
		b'10	PWM D-BTL MODE (see 0x4E)	
		b'11	AM Interference mode	
AHL	A-out state When switching off	<b>b'0</b>	Low	
		b'1	High	
BHL	B-out state when switching off	<b>b'0</b>	Low	
		b'1	High	

**Addr 0x39: I2C Glitch Filter**

Bit	7	6	5	4	3	2	1	0
Name	GFO	DUR						

Name	Description	Value	Meaning	Ref.
DUR	glitch width	b'000 0000 ~ b'111 1111	minimum pulse width = DUR + 20 ns reset default = 15 * 10 ns (DUR default = b'0001111)	
GFO	Glitch filter enable/disable	<b>b'0</b> b'1	Glitch filter on Bypass	

**Reserved Addr 0x3A~0x4D****Addr 0x4E: PWM D-BTL MODE Control 0**

Bit	7	6	5	4	3	2	1	0
Name	X	MLP						

Name	Description	Value	Meaning	Ref.
MLP	Minimum Linear pulse length	<b>h'08</b>	Range : Minimum Pulse Width ~ 640ns, 20ns step.(refer Addr 0x55 for Minimum Pulse Width)	

**Reserved Addr 0x4F****Addr 0x50: PWM D-BTL Mode Control 1**

Bit	7	6	5	4	3	2	1	0
Name	X						NSS	

Name	Description	Value	Meaning	Ref.
NSS	NS Select	<b>b'00</b>	7bits NS (AD mode)	
		b'01	Reserved	
		b'10	8bits NS	
		b'11	New 8bits NS (D-BTL mode)	

**Reserved Addr 0x51****Addr 0x52: PWM Soft Start**

Bit	7	6	5	4	3	2	1	0
Name	PSE	SRT						

Name	Description	Value	Meaning	Ref.
SRT	Step Repeat Time	b'000 0000 ~ b'111 1111	The repeat time of each step (default : b'0010000 – means repeat 17 times)	
PSE	BTL PWM soft start Enable	b'0	Disable	
		<b>b'1</b>	Enable (Default)	

**Addr 0x53: Power Meter Control**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	PDPOS	X	X		PDCH

Name	Description	Value	Meaning	Ref.
PDCH	Power meter Detect Channel	b'00	L+R (default)	
		b'01	L channel	
		b'10	R channel	
		b'11	reserved	
PDPOS	Power meter Detect Position	b'0	After volume (default)	
		b'1	Before volume	

**Addr 0x54: Power Meter (read-only)**

Bit	7	6	5	4	3	2	1	0
Name	0	0	0	0	0	0	0	0

**Addr 0x55: Modulation Index & NS-Type Control**

Bit	7	6	5	4	3	2	1	0
Name	X	M0		NT	X	X		MD12

Name	Description	Value	Meaning	Ref.
MD12	Modulation index control by Minimum pulse width for Ch 1&2	b'00	Minimum pulse width = 80ns	
		b'01	Minimum pulse width = 60ns	
		b'10	Minimum pulse width = 40ns	
		b'11	Minimum pulse width = 20ns	
NT	Noise shaping Type for Ch 1&2	b'0	Type 1 (fourth order)	
		b'1	Type 2 (fifth order)	
M0	Dither Position Selector	b'00	No left shift on dither value = Dither off	
		b'01	1bit left shift on dither value	
		b'10	2bit left shift on dither value	
		b'11	3bit left shift on dither value	

**Addr 0x56: ASRC Control 0**

Bit	7	6	5	4	3	2	1	0
Name	X	X	DCESW	X	FSFHM	FSFSM	X	BYPASS

Name	Description	Value	Meaning	Ref.
BYPASS	Bypass	b'0	Normal operation	
		b'1	Bypass	
FSFSM	frequency stable effect on soft mute flag	b'0	no effect on soft mute flag	
		b'1	soft mute flag = 1 when unstable state	
FSFHM	frequency stable effect on hard mute flag	b'0	no effect on hard mute flag	
		b'1	hard mute flag = 1 when unstable state	
DCESW	DC Check Enable of SRC WCK	b'0	DC Check Disable in SRC WCK	
		b'1	DC Check Enable in SRC WCK	

**Reserved Addr 0x57~0x58**

**Addr 0x59 Watch Dog Error System Status (read only)**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	X	X	X	WDE

Name	Description	Value	Meaning	Ref.
WDE	Watch Dog Ratio Error	b'0		
		b'1	Watch Dog Error	

**Addr 0x5A: POP CONF0**

Bit	7	6	5	4	3	2	1	0
Name	RST							

Name	Description	Value	Meaning	Ref.
RST	Release Time	<b>unsigned 0x10</b>	CLK error should not occur during RST Unit in 10msec	

**Addr 0x5B: POP CONF1**

Bit	7	6	5	4	3	2	1	0
Name	ULM[15:8]							

Name	Description	Value	Meaning	Ref.
ULM	Upper Limit	<b>Unsigned 0x01</b>	Upper limit on ratio of BCK to CLK_FR	

**Addr 0x5C: POP CONF2**

Bit	7	6	5	4	3	2	1	0
Name	ULM[7:0]							

Name	Description	Value	Meaning	Ref.
ULM	Upper Limit	<b>unsigned 0x00</b>	Upper limit on ratio of BCK to CLK_FR	

**Addr 0x5D: POP CONF3**

Bit	7	6	5	4	3	2	1	0
Name	LLM[3:0]				X	X	X	WON

Name	Description	Value	Meaning	Ref.
WON	Watch-dog On	<b>1'b0</b>	OFF	
		1'b1	ON	
LLM	Lower Limit	<b>unsigned 'b0100</b>	Lower limit on ratio of BCK to CLK_FR	

**Reserved Addr 0x56~0x5D**

**Addr 0x5E: System Error Status (read-only)**

Bit	7	6	5	4	3	2	1	0
Name	FSI				MPW	LSRC	ULCK	PPM

Name	Description	Value	Meaning	Ref.
PPM	Permanent PWM_MASK Indication flag	b'0		
		b'1	Indicated that PWM_MASK is in Permanent LOW state	
ULCK	Sampled PLL Unlock error	b'0	PLL is locked state.	
		b'1	PLL is unlocked state.	
LSRC	SRC lock status	b'0	SRC is unlocked state.	
		b'1	SRC is locked state	
MPW	MCK/WCK Ratio error	b'0	Ratio is incorrect.	
		b'1	Ratio is correct.	
FSI	Sampling Frequency Information	b'0000	8 kHz	
		b'0010	12 kHz	
		b'0011	16 kHz	
		b'0100	22.025kHz	
		b'0101	24 kHz	
		b'0110	32 kHz	
		b'0111	44.1 kHz	
		b'1000	48 kHz	
		b'1001	88.2 kHz	
		b'1010	96 kHz	
		b'1100	192 kHz	

**Addr 0x5F: Monitor**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	Monitor 0			

Name	Description	Value	Meaning	Ref.
Monitor 0		b'0000	Soft_reset => Monitor 0 pin	
		b'0001	Pwm1a=> Monitor 0 pin	
		b'0010	Pwm1b => Monitor 0 pin	
		b'0011	Pwm2a => Monitor 0 pin	
		b'0100	Pwm2b => Monitor 0 pin	
		b'0111	Pwm_mask => Monitor 0 pin	
		b'1000	SDATA OUT => Monitor 0 pin	

Reserved Addr 0x60



**Reserved Addr 0x7D**

**Addr 0x7E: Bi-Quad Filter Coefficient Page**

Bit	7	6	5	4	3	2	1	0
Name	X	X	X	X	PEQ	X	CH2	CH1

Name	Description	Value	Meaning	Ref.
CH1	Coefficient write enable	b'0	Disable coefficient write for ch1	
		b'1	Enable coefficient write for ch1	
CH2	Coefficient write enable	b'0	Disable coefficient write for ch2	
		b'1	Enable coefficient write for ch2	
PEQ	Coefficient write enable	b'0	Disable coefficient write for PEQ	
		b'1	Enable coefficient write for PEQ	

Ref) In convenience, a device programmer can write same biquad filter coefficients for CH1 and CH2 at a single time by setting Reg 0x7E as "x03". See the next pages to know register map and biquad filter.

**Addr 0x7F: Chip ID 0x98**

CONFIDENTIAL





**BiQuad Coefficients for Programmable Equalizer (PEQ)**

PEQ BiQuad filters are programmed after setting Reg 0x7E as “0x08”. Also, five coefficients should be consecutively in incremental address form to program one BiQuad filter.

<b>Address (Decimal)</b>	<b>Address (Hexadecimal)</b>	<b>REG 0x7E</b>	<b>Description</b>	<b>Default in Hex</b>
		<b>PEQ</b>		
0	0x00	0x08	PEQ CH1 BQ1 b0	0x11000 000
1	0x01		PEQ CH1 BQ1 b1	0x20000 000
2	0x02		PEQ CH1 BQ1 b2	0x20000 000
3	0x03		PEQ CH1 BQ1 a1	0x20000 000
4	0x04		PEQ CH1 BQ1 a2	0x20000 000
5	0x05	0x08	PEQ CH1 BQ2 b0	0x11000 000
6	0x06		PEQ CH1 BQ2 b1	0x20000 000
7	0x07		PEQ CH1 BQ2 b2	0x20000 000
8	0x08		PEQ CH1 BQ2 a1	0x20000 000
9	0x09		PEQ CH1 BQ2 a2	0x20000 000
10	0x0A	0x08	PEQ CH1 BQ3 b0	0x11000 000
11	0x0B		PEQ CH1 BQ3 b1	0x20000 000
12	0x0C		PEQ CH1 BQ3 b2	0x20000 000
13	0x0D		PEQ CH1 BQ3 a1	0x20000 000
14	0x0E		PEQ CH1 BQ3 a2	0x20000 000
15	0x0F	0x08	PEQ CH1 BQ4 b0	0x11000 000
16	0x10		PEQ CH1 BQ4 b1	0x20000 000
17	0x11		PEQ CH1 BQ4 b2	0x20000 000
18	0x12		PEQ CH1 BQ4 a1	0x20000 000
19	0x13		PEQ CH1 BQ4 a2	0x20000 000
20	0x14	0x08	PEQ CH1 BQ5 b0	0x11000 000
21	0x15		PEQ CH1 BQ5 b1	0x20000 000
22	0x16		PEQ CH1 BQ5 b2	0x20000 000
23	0x17		PEQ CH1 BQ5 a1	0x20000 000
24	0x18		PEQ CH1 BQ5 a2	0x20000 000
25	0x19	0x08	PEQ CH2 BQ1 b0	0x11000 000

Address (Decimal)	Address (Hexadecimal)	REG 0x7E	Description	Default in Hex
		PEQ		
26	0x1A	0x08	PEQ CH2 BQ1 b1	0x20000 000
27	0x1B		PEQ CH2 aaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaaa aaaaaaaaaaaaaaaaaaaaaaasQ1 b2	0x20000 000
28	0x1C		PEQ CH2 BQ1 a1	0x20000 000
29	0x1D		PEQ CH2 BQ1 a2	0x20000 000
30	0x1E	0x08	PEQ CH2 BQ2 b0	0x11000 000
31	0x1F		PEQ CH2 BQ2 b1	0x20000 000
32	0x20		PEQ CH2 BQ2 b2	0x20000 000
33	0x21		PEQ CH2 BQ2 a1	0x20000 000
34	0x22		PEQ CH2 BQ2 a2	0x20000 000
35	0x23	0x08	PEQ CH2 BQ3 b0	0x11000 000
36	0x24		PEQ CH2 BQ3 b1	0x20000 000
37	0x25		PEQ CH2 BQ3 b2	0x20000 000
38	0x26		PEQ CH2 BQ3 a1	0x20000 000
39	0x27		PEQ CH2 BQ3 a2	0x20000 000
40	0x28	0x08	PEQ CH2 BQ4 b0	0x11000 000
41	0x29		PEQ CH2 BQ4 b1	0x20000 000
42	0x2A		PEQ CH2 BQ4 b2	0x20000 000
43	0x2B		PEQ CH2 BQ4 a1	0x20000 000
44	0x2C		PEQ CH2 BQ4 a2	0x20000 000
45	0x2D	0x08	PEQ CH2 BQ5 b0	0x11000 000
46	0x2E		PEQ CH2 BQ5 b1	0x20000 000
47	0x2F		PEQ CH2 BQ5 b2	0x20000 000
48	0x30		PEQ CH2 BQ5 a1	0x20000 000
49	0x31		PEQ CH2 BQ5 a2	0x20000 000





## Dynamic Range Control Threshold

dB	Value	dB	Value	dB	Value	dB	Value
-57	FF	-5.5	DF	-2.3	BF	0.9	9F
-54	FE	-5.4	DE	-2.2	BE	1	9E
-51	FD	-5.3	DD	-2.1	BD	1.25	9D
-48	FC	-5.2	DC	-2	BC	1.5	9C
-45	FB	-5.1	DB	-1.9	BB	1.75	9B
-42	FA	-5	DA	-1.8	BA	2	9A
-39	F9	-4.9	D9	-1.7	B9	2.25	99
-36	F8	-4.8	D8	-1.6	B8	2.5	98
-33	F7	-4.7	D7	-1.5	B7	2.75	97
-30	F6	-4.6	D6	-1.4	B6	3	96
-27	F5	-4.5	D5	-1.3	B5	3.25	95
-24	F4	-4.4	D4	-1.2	B4	3.5	94
-21	F3	-4.3	D3	-1.1	B3	3.75	93
-18	F2	-4.2	D2	-1	B2	4	92
-15	F1	-4.1	D1	-0.9	B1	4.25	91
-12	F0	-4	D0	-0.8	B0	4.5	90
-11.5	EF	-3.9	CF	-0.7	AF	4.75	8F
-11	EE	-3.8	CE	-0.6	AE	5	8E
-10.5	ED	-3.7	CD	-0.5	AD	5.5	8D
-10	EC	-3.6	CC	-0.4	AC	6	8C
-9.5	EB	-3.5	CB	-0.3	AB	6.5	8B
-9	EA	-3.4	CA	-0.2	AA	7	8A
-8.5	E9	-3.3	C9	-0.1	A9	7.5	89
-8	E8	-3.2	C8	0	A8	8	88
-7.5	E7	-3.1	C7	0.1	A7	8.5	87
-7	E6	-3	C6	0.2	A6	9	86
-6.5	E5	-2.9	C5	0.3	A5	9.5	85
-6	E4	-2.8	C4	0.4	A4	10	84
-5.9	E3	-2.7	C3	0.5	A3	10.5	83
-5.8	E2	-2.6	C2	0.6	A2	11	82
-5.7	E1	-2.5	C1	0.7	A1	11.5	81
-5.6	E0	-2.4	C0	0.8	A0	12	80

※ CPR bit = 1

**Auto Mute Detection Threshold Table**

Name	Description	Value	dB
AT	Auto-mute Detection threshold	0000	-126
		0001	-120
		0010	-114
		0011	-108
		0100	-102
		0101	-96
		0110	-90
		0111	-84
		1000	-78
		1001	-72
		1010	-66
		1011	-60
		1100	-54
		1101	-48
		1110	-42
		1111	Auto-mute

※ Do not use value 1111.

**Graphic Equalizer Band Gain**


Value(HEX)	dB
14	-12
15	-11
16	-10
17	-9
18	-8
19	-7
1A	-6
1B	-5
1C	-4
1D	-3
1E	-2
1F	-1
00	0
01	1
02	2
03	3
04	4
05	5
06	6
07	7
08	8
09	9
0A	10
0B	11
0C	12




## D. Typical Characteristics Graph

Total Harmonic Distortion + Noise vs. Power, BTL Configuration, 8Ω


THD+N vs. Power




THD+N vs. Power



THD+N vs. Power




THD+N vs. Power




### Total Harmonic Distortion + Noise vs. Power, BTL Configuration, 6Ω


**THD+N vs. Power**




**THD+N vs. Power**



**THD+N vs. Power**




**THD+N vs. Power**




### Total Harmonic Distortion + Noise vs. Frequency, BTL Configuration, 8Ω


**THD+N vs. Frequency**



**THD+N vs. Frequency**




**THD+N vs. Frequency**




**Total Harmonic Distortion + Noise vs. Frequency, BTL Configuration, 6Ω**


**THD+N vs. Frequency**







**THD+N vs. Frequency**




**THD+N vs. Frequency**




**Output Power vs. PVDD, BTL Configuration****Output Power vs. PVDD****Output Power vs. PVDD****Efficiency vs. Total Power, BTL Configuration****Efficiency vs. Output Power****Efficiency vs. Output Power**

**Total Harmonic Distortion + Noise vs. Power, PBTL Configuration, 4Ω**


**THD+N vs. Power**



**THD+N vs. Power**




**THD+N vs. Power**




### Total Harmonic Distortion + Noise vs. Frequency, PBTL Configuration, 4Ω


**THD+N vs. Frequency**



**THD+N vs. Frequency**




**THD+N vs. Frequency**




### Output Power vs. PVDD, PBTL Configuration

Output Power vs. PVDD





### Efficiency vs. Total Power, PBTL Configuration

Efficiency vs. Output Power



### E. Outline and Mechanical Data



4. UNILATERAL COPLANARITY ZONE APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

3. THE PIN #1 IDENTIFIER MUST EXIST ON THE TOP SURFACE OF THE PACKAGE  
BY USING INDENTION MARK OR OTHER FEATURE OF PACKAGE BODY.

2. DIMENSION APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN  
0.15 AND 0.30mm FROM TERMINAL TIP.

1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5 - 2009

NOTES: UNLESS OTHERWISE SPECIFIED